Intel x86 Assembler Instruction Set Opcode Table

ADD	ADD	ADD	ADD	ADD	ADD	PUSH	POP	OR	OR	OR	OR	OR	OR	PUSH	TWOBYTE
Eb Gb 00	Ev Gv 01	Gb Eb 02	Gv Ev 03	AL lb <i>04</i>	eAX Iv 05	ES 06	ES 07	Eb Gb 08	Ev Gv 09	Gb Eb 0A	Gv Ev 0B	AL lb 0C	eAX Iv 0D	CS 0E	OF
ADC	ADC	ADC	ADC	ADC	ADC	PUSH	POP	SBB	SBB	SBB	SBB	SBB	SBB	PUSH	POP
Eb Gb	Ev Gv	Gb Eb	Gv Ev		eAX Iv	SS	SS	Eb Gb	Ev Gv	Gb Eb	Gv Ev	AL lb	eAX Iv	DS	DS
10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
AND	AND	AND	AND	AND	AND	ES:	DAA	SUB	SUB	SUB	SUB	SUB	SUB	CS:	DAS
Eb Gb 20	Ev Gv 21	Gb Eb 22	Gv Ev 23	AL lb 24	eAX Iv 25	26	27	Eb Gb 28	Ev Gv 29	Gb Eb	Gv Ev 2B	AL lb 2C	eAX Iv 2D	2E	2F
	XOR	XOR							CMP		CMP	CMP	CMP		
XOR Eb Gb	Ev Gv	Gb Eb	XOR Gv Ev	XOR AL lb	XOR eAX lv	SS:	AAA	CMP Eb Gb	Ev Gv	CMP Gb Eb	Gv Ev	AL lb	eAX Iv	DS:	AAS
30	31	32	33	34	35	36	37	38	39	3A	3B	3C	3D	3E	3F
INC	INC	INC	INC	INC	INC	INC	INC	DEC	DEC	DEC	DEC	DEC	DEC	DEC	DEC
eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI	eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI
40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F
PUSH	PUSH	PUSH	PUSH	PUSH	PUSH	PUSH	PUSH	POP	POP	POP	POP	POP	POP	POP	POP
eAX 50	eCX 51	eDX 52	eBX 53	eSP <i>54</i>	eBP <i>55</i>	eSI 56	eDI <i>57</i>	eAX 58	eCX 59	eDX <i>5A</i>	eBX 5B	eSP 5C	eBP 5D	eSI <i>5E</i>	eDI <i>5F</i>
			ARPL						IMUL		IMUL				
PUSHA	POPA	BOUND	Ew	FS:	GS:	OPSIZE:	ADSIZE:	PUSH	Gv Ev	PUSH	Gv Ev	INSB	INSW	OUTSB	OUTSW
60	61	Gv Ma 62	Gw	64	65	66	67	lv 68	lv	lb <i>6A</i>	lb	Yb DX 6C	Yz DX 6D	DX Xb 6E	DX Xv <i>6F</i>
			63	-					69		6B				
JO	JNO	JB	JNB	JZ	JNZ	JBE	JA	JS	JNS	JP	JNP	JL	JNL	JLE	JNLE
Jb <i>70</i>	Jb 71	Jb 72	Jb 73	Jb <i>74</i>	Jb <i>75</i>	Jb 76	Jb <i>77</i>	Jb 78	Jb 79	Jb <i>7A</i>	Jb <i>7B</i>	Jb 7C	Jb 7D	Jb <i>7E</i>	Jb <i>7F</i>
ADD	ADD	SUB	SUB	TEST	TEST	XCHG	XCHG	MOV	MOV	MOV	MOV	MOV	LEA	MOV	POP
Eb lb	Ev Iv	Eb lb	Ev Ib	Eb Gb	Ev Gv	Eb Gb	Ev Gv	Eb Gb	Ev Gv	Gb Eb	Gv Ev	Ew Sw	Gv M	Sw Ew	Ev
80	81	82	83	84	85	86	87	88	89	8A	8B	8C	8D	8E	8F
NOP	XCHG	XCHG	XCHG		XCHG	XCHG	XCHG	CBW	CWD	CALL	WAIT	PUSHF	POPF	SAHF	LAHF
1101	eAX	eAX	eAX	eAX	eAX eBP	eAX eSI	eAX eDI	OBII	0112	Ap	, vvz.	Fv	Fv	OAIII	
90	eCX 91	eDX 92	eBX 93	eSP 94	95	96	97	98	99	9Å	9B	9C	9D	9E	9F
	MOV		MOV												
MOV	eAX	MOV Ob AL	Ov	MOVSB Xb Yb	MOVSW Xv Yv	CMPSB Xb Yb	CMPSW Xv Yv	TEST	TEST eAX lv	STOSB Yb AL	STOSW Yv eAX	AL Xb	eAX Xv	SCASB	SCASW
AL Ob A0	Ov	A2	eAX	A4	A5	A6	A7	AL lb A8	A9	AA	AB	AC	AD	AL Yb <i>AE</i>	eAX Yv <i>AF</i>
	A1		A3												
MOV AL Ib	MOV CL lb	MOV DL lb	MOV BL lb	MOV AH lb	MOV CH lb	MOV DH lb	MOV BH lb	MOV eAX lv	MOV eCX Iv	MOV eDX Iv	MOV eBX Iv	MOV eSP Iv	MOV eBP Iv	MOV eSI Iv	MOV eDI Iv
B0	B1	B2	BS BS	B4	B5	B6	B7	B8	B9	BA	BB	BC	BD	BE	BF
#2	#2	RETN	RETN	LES	LDS	MOV	MOV	ENTER	LEAVE	RETF	RETF	INT3	INT	INTO	IRET
Eb lb	Ev Ib	lw		Gv Mp	Gv Mp	Eb lb	Ev Iv	lw lb	,	lw			lb		
C0	C1	C2	СЗ	C4	C5	C6	C7	C8	C9	CA	CB	CC	CD	CE	CF
#2	#2	#2	#2	AAM	AAD	SALC	XLAT	ESC	ESC	ESC	ESC	ESC	ESC	ESC	ESC
Eb 1 <i>D0</i>	Ev 1 <i>D1</i>	Eb CL D2	Ev CL D3	lb D4	lb D5	D6	D7	0 D8	1 D9	DA	3 DB	DC	5 DD	6 DE	7 DF
LOOPNZ		LOOP	JCXZ	IN	IN	OUT	OUT	CALL	JMP	JMP	JMP	IN	IN	OUT	OUT
Jb	Jb	Jb	JUXZ	AL lb	eAX lb	lb AL	lb eAX	Jz	JMP	Ap	JMP		eAX DX	DX AL	DX eAX
E0	E1	E2	E3	E4	E5	E6	E7	E8	E9	EA	EB	EC	ED	EE	EF
LOCK:	INT1	REPNE:	REP:	HLT	СМС	#3	#3	CLC	STC	CLI	STI	CLD	STD	#4	#5
F0	F1	F2	F3	F4	F5	Eb <i>F</i> 6	Ev <i>F7</i>	F8	F9	FA	FB	FC	FD	INC/DEC	INC/DEC



80386 Instruction Format

Prefix

INSTRUCTION PREFIX	ADDRESS SIZE	OPERAND SIZE	SEGMENT
	PREFIX	PREFIX	OVERRIDE
0 OR 1	0 OR 1	0 OR 1	0 OR 1

NUMBER OF BYTES

Required

OPCODE	MOD R/M	SIB	DISPLACEMENT	IMMEDIATE			
1 OR 2 0 OR 1		0 OR 1	0,1,2 OR 4	0,1,2 OR 4			
NUMBER OF BYTES							

MOD R/M BYTE

7 6	5	4	3	2	1	0
MOD	REC	S/OPC0	DDE		R/M	

SIB BYTE

7	6	5	4	3	2	1	0
SC	ALE		INDEX			BASE	

MOD R/M 16

	0	1	2	3	4	5	6	7
0	[BX+SI]	[BX+DI]	[BP+SI]	[BP+DI]	[SI]	[DI]	[lw]	[BX]
	+1	+1	+1	+1	+1	+1	+3	+1
1	[BX+SI+Ib]	[BX+DI+Ib]	[BP+SI+Ib]	[BP+DI+lb]	[SI+lb]	[DI+lb]	[BP+lb]	[BX+lb]
	+2	+2	+2	+2	+2	+2	+2	+2
2	[BX+SI+Iw]	[BX+DI+Iw]	[BP+SI+Iw]	[BP+DI+Iw]	[SI+Iw]	[DI+lw]	[BP+lw]	[BX+lw]
	+3	+3	+3	+3	+3	+3	+3	+3
3	AX	CX	DX	BX	SP	BP	SI	DI
	+1	+1	+1	+1	+1	+1	+1	+1

MOD R/M 32

	0	1	2	3	4	5	6	7
0	[eAX]	[eCX]	[eDX]	[eBX]	[SIB]	[lv]	[eSI]	[eDI]
	+1	+1	+1	+1	+2	+5	+1	+1
•	+2	+2	[eDX+lb] +2	+2	+2	+2	+2	+2
2	[eAX+Iv]	[eCX+Iv]	[eDX+lv]	[eBX+lv]	[SIB+Iv]	[eBP+lv]	[eSI+lv]	[eDI+Iv]
	+5	+5	+5	+5	+5	+5	+5	+5
3	eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI
	+1	+1	+1	+1	+1	+1	+1	+1

REGISTERS

	0	1	2	3	4	5	6	7
Reg 8	AL	CL	DL	BL	АН	СН	DH	ВН
Reg 16	AX	CX	DX	BX	SP	BP	SI	DI
Reg 32	eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI
Segments	DS	ES	FS	GS	SS	CS	IP	

Addressing Method Codes

Direct address. The instruction has no ModR/M byte; the address of the operand is encoded in the instruction; and no base register, index register, or scaling factor can be applied (for example, far JMP (EA)).

С	The reg field of the ModR/M byte selects a control register (for example, MOV (0F20, 0F22)).
D	The reg field of the ModR/M byte selects a debug register (for example, MOV (0F21,0F23)).
Ε	A ModR/M byte follows the opcode and specifies the operand. The operand is either a general-purpose register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, a displacement.
F	EFLAGS Register.
G	The reg field of the ModR/M byte selects a general register (for example, AX (000)).
I	Immediate data. The operand value is encoded in subsequent bytes of the instruction.
J	The instruction contains a relative offset to be added to the instruction pointer register (for example, JMP (0E9), LOOP).
M	The ModR/M byte may refer only to memory (for example, BOUND, LES, LDS, LSS, LFS, LGS, CMPXCHG8B).
0	The instruction has no ModR/M byte; the offset of the operand is coded as a word or double word (depending on address size attribute) in the instruction. No base register, index register, or scaling factor can be applied (for example, MOV (A0–A3)).
Р	The reg field of the ModR/M byte selects a packed quadword MMX™ technology register.
Q	A ModR/M byte follows the opcode and specifies the operand. The operand is either an MMX™ technology register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, and a displacement.
R	The mod field of the ModR/M byte may refer only to a general register (for example, MOV (0F20-0F24, 0F26)).
S	The reg field of the ModR/M byte selects a segment register (for example, MOV (8C,8E)).
Т	The reg field of the ModR/M byte selects a test register (for example, MOV (0F24,0F26)).
V	The reg field of the ModR/M byte selects a packed SIMD floating-point register.
W	An ModR/M byte follows the opcode and specifies the operand. The operand is either a SIMD floating-point register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, and a displacement
X	Memory addressed by the DS:SI register pair (for example, MOVS, CMPS, OUTS, or LODS).
Υ	Memory addressed by the ES:DI register pair (for example, MOVS, CMPS, INS, STOS, or SCAS).
0	perand Type Codes
а	Two one-word operands in memory or two double-word operands in memory, depending on operand-size attribute (used only by the BOUND instruction).
b	Byte, regardless of operand-size attribute.
^	Dute or word depending an energed size attribute
С	Byte or word, depending on operand-size attribute.
d	Doubleword, regardless of operand-size attribute
dc	Double-quadword, regardless of operand-size attribute.
p	32-bit or 48-bit pointer, depending on operand-size attribute.

- pi Quadword MMX™ technology register (e.g. mm0)
- ps 128-bit packed FP single-precision data.
- Q Quadword, regardless of operand-size attribute.
- S 6-byte pseudo-descriptor.
- SS Scalar element of a 128-bit packed FP single-precision data.
- Si Doubleword integer register (e.g., eax)
- Word or doubleword, depending on operand-size attribute.
- W Word, regardless of operand-size attribute.



Copyright sparksandflames.com 2016 - All Rights Reserved