

Brought to you by ADOULOS (http://www.doulos.com)

## ▼ EPWANAGes & Libraries



searchString=&language=Python+%2B+SV%2FVerilog&simulator=&methodologies=&curated=true)
Python Only (/playgrounds?searchString=&language=Python+2.7+only&simulator=&methodologies=&curated=true)
C++/SystemC (/playgrounds?searchString=&language=C%2B%2B+only&simulator=&methodologies=&curated=true)



```
EPWave
```

```
191
                  end
192
193
194
195
        end
196
197
198
      endtask
199
200 endclass
201
202 /*
203
204 module tb;
      generator gen;
205
206
      driver drv;
207
      event next;
      event done;
208
209
      mailbox #(transaction) mbx;
210
      mailbox #(bit [7:0]) mbxt;
211
      uart_if vif();
212
213
      uart_top #(1000000, 9600) dut
214
    (vif.clk,vif.rst,vif.rx,vif.dintx,vif.send,vif.tx,vif.doutrx,vif.donetx, vif.donerx);
215
216
217
        initial begin
218
219
          vif.clk <= 0;
220
221
        always #10 vif.clk <= ~vif.clk;</pre>
222
223
224
225
      initial begin
226
        mbx = new();
227
        mbxt = new();
228
        gen = new(mbx);
229
        drv = new(mbxt,mbx);
230
        gen.count = 20;
231
        drv.vif = vif;
232
233
        gen.drvnext = next;
234
235
236
        drv.drvnext = next;
      end
237
238
      initial begin
239
240
        fork
241
          gen.run();
242
          drv.run();
243
```


design.sv

design1.sv



```
1 // Code your design here
2 `timescale 1ns / 1ps
4 module uart_top
5 #(
6 parameter clk_freq = 1000000,
   parameter baud_rate = 9600
7
   )
8
9 (
     input clk,rst,
10
     input rx,
11
     input [7:0] dintx,
12
     input send,
13
     output tx,
14
     output [7:0] doutrx,
15
     output donetx,
16
     output donerx
17
       );
18
19
20 uarttx
21 #(clk_freq, baud_rate)
22 utx
23 (clk, rst, send, dintx, tx, donetx);
24
25 uartrx
26 #(clk_freq, baud_rate)
27 rtx
28 (clk, rst, rx, donerx, doutrx);
29
30
31 endmodule
```

```
32
 35
Epwmodule warttx
 38 parameter clk_freq = 1000000,
 39 parameter baud_rate = 9600
 40 )
 41 (
 42 input clk,rst,
 43 input send,
 44 input [7:0] tx_data,
 45 output reg tx,
 46 output reg donetx
 47 );
 48
      localparam clkcount = (clk_freq/baud_rate); ///x
 49
 50
 51 integer count = 0;
 52 integer counts = 0;
 53
 reg uclk = 0;
 55
 56 enum bit[1:0] {idle = 2'b00, start = 2'b01, transfer = 2'b10, done = 2'b11} state;
 57
 58
     ////////uart_clock_gen
 59
     always@(posedge clk)
 60
        begin
 61
          if(count < clkcount/2)</pre>
 62
           count <= count + 1;</pre>
 63
          else begin
```



```
♣ Share

    Log

[2024-07-25 19:51:40 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' desig
                23.09-s001: Started on Jul 25, 2024 at 15:51:41 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
       Top level design units:
                $unit_0x67f934e9
                †h
Loading snapshot worklib.tb:sv ...... Done
SVSEED default: 1
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
[DRV] : RESET DONE
[GEN] : oper : write send : 0 TX_DATA : 00001010 RX_IN : 0 TX_OUT : 0 RX_OUT : 00000000 DONE_TX :
[DRV]: Data Sent: 10
[MON] : DATA SEND on UART TX 10
[SCO] : DRV : 10 MON : 10
DATA MATCHED
[GEN] : oper : read send : 0 TX_DATA : 11000010 RX_IN : 0 TX_OUT : 0 RX_OUT : 00000000 DONE_TX : 0
[DRV]: Data RCVD : 222
[MON] : DATA RCVD RX 222
[SCO] : DRV : 222 MON : 222
DATA MATCHED
[GEN] : oper : write send : 0 TX_DATA : 00000100 RX_IN : 0 TX_OUT : 0 RX_OUT : 00000000 DONE_TX :
[DRV]: Data Sent: 4
[MON] : DATA SEND on UART TX 4
[SCO] : DRV : 4 MON : 4
DATA MATCHED
[GEN] : oper : read send : 0 TX_DATA : 00011001 RX_IN : 0 TX_OUT : 0 RX_OUT : 00000000 DONE_TX :
[DRV]: Data RCVD: 26
[MON] : DATA RCVD RX 26
[SCO] : DRV : 26 MON : 26
DATA MATCHED
[GEN] : oper : read send : 0 TX_DATA : 00110101 RX_IN : 0 TX_OUT : 0 RX_OUT : 00000000 DONE_TX : |
[DRV]: Data RCVD : 32
[MON] : DATA RCVD RX 32
[SCO] : DRV : 32 MON : 32
DATA MATCHED
Simulation complete via $finish(1) at time 138850 NS + 3
./testbench.sv:505
                       $finish();
xcelium> exit
TOOL:
       xrun
                23.09-s001: Exiting on Jul 25, 2024 at 15:51:42 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2024-07-25 19:51:42 UTC] Opening EPWave...
Done
```