


Brought to you by  DOULOS (<http://www.doulos.com>)

## ▼ Languages &amp; Libraries

## Testbench + Design

SystemVerilog/Verilog  
OpsUVM / OVM  (<http://eda-playground.readthedocs.org/en/latest/intro.html#libraries-methodologies>)

None

Other Libraries  (<http://eda-playground.readthedocs.org/en/latest/intro.html#libraries-methodologies>)


None

OVL Get Signals  
SVUnit

Radix ▼



100%





searchString=&language=Python+%2B+SV%2FVerilog&simulator=&methodologies=&curated=true)

Python Only (/playgrounds?searchString=&language=Python+2.7+only&simulator=&methodologies=&curated=true)

C++/SystemC (/playgrounds?searchString=&language=C%2B%2B+only&simulator=&methodologies=&curated=true)

EPWave

▼ Community


-  Collaborate
-  Forum (<https://groups.google.com/forum/#!forum/eda-playground>)

Follow @edaplayground

206

testbench.sv

testbench1.sv



**EPWave**

**EPWave**

**EPWave**

```
191
192             end
193
194
195
196         end
197
198     endtask
199
200 endclass
201
202 /*
203
204 module tb;
205     generator gen;
206     driver drv;
207     event next;
208     event done;
209     mailbox #(transaction) mbx;
210     mailbox #(bit [7:0]) mbxt;
211
212     uart_if vif();
213
214     uart_top #(1000000, 9600) dut
215     (vif.clk,vif.rst,vif.rx,vif.dintx,vif.send,vif.tx,vif.doutrx,vif.donetx, vif.donerx);
216
217
218     initial begin
219         vif.clk <= 0;
220     end
221
222     always #10 vif.clk <= ~vif.clk;
223
224
225
226     initial begin
227         mbx = new();
228         mbxt = new();
229         gen = new(mbx);
230         drv = new(mbxt,mbx);
231         gen.count = 20;
232         drv.vif = vif;
233
234         gen.drwnext = next;
235
236         drv.drwnext = next;
237     end
238
239     initial begin
240
241         fork
242             gen.run();
243             drv.run();
```

**EPWave**

**EPWave**

**EPWave**



**EPWave**

## EPWave

design.sv

design1.sv



```
1 // Code your design here
2 `timescale 1ns / 1ps
3
4 module uart_top
5 #(
6     parameter clk_freq = 1000000,
7     parameter baud_rate = 9600
8 )
9 (
10     input clk,rst,
11     input rx,
12     input [7:0] dintx,
13     input send,
14     output tx,
15     output [7:0] doutrx,
16     output donetx,
17     output donerx
18 );
19
20 uarttx
21 #(clk_freq, baud_rate)
22 utx
23 (clk, rst, send, dintx, tx, donetx);
24
25 uartrx
26 #(clk_freq, baud_rate)
27 rtx
28 (clk, rst, rx, donerx, doutrx);
29
30
31 endmodule
```

32  
33  
34 //////////////////////////////////////  
35  
36 module uarttx  
37 #(  
38 parameter clk\_freq = 1000000,  
39 parameter baud\_rate = 9600  
40 )  
41 (  
42 input clk,rst,  
43 input send,  
44 input [7:0] tx\_data,  
45 output reg tx,  
46 output reg donetx  
47 );  
48  
49 localparam clkcount = (clk\_freq/baud\_rate); ///x  
50  
51 integer count = 0;  
52 integer counts = 0;  
53  
54 reg uclk = 0;  
55  
56 enum bit[1:0] {idle = 2'b00, start = 2'b01, transfer = 2'b10, done = 2'b11} state;  
57  
58 //////////////uart\_clock\_gen  
59 always@(posedge clk)  
60 begin  
61 if(count < clkcount/2)  
62 count <= count + 1;  
63 else begin

**EPWave**

**EPWave**

[Log](#) [Share](#)

[2024-07-25 19:51:40 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design

EPWave

TOOL: xrun 23.09-s001: Started on Jul 25, 2024 at 15:51:41 EDT

xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.

Top level design units:

\$unit\_0x67f934e9

tb

Loading snapshot worklib.tb:sv ..... Done

SVSEED default: 1

xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc

xcelium> run

[DRV] : RESET DONE

[GEN] : oper : write send : 0 TX\_DATA : 00001010 RX\_IN : 0 TX\_OUT : 0 RX\_OUT : 00000000 DONE\_TX :

[DRV]: Data Sent : 10

[MON] : DATA SEND on UART TX 10

[SCO] : DRV : 10 MON : 10

DATA MATCHED

[GEN] : oper : read send : 0 TX\_DATA : 11000010 RX\_IN : 0 TX\_OUT : 0 RX\_OUT : 00000000 DONE\_TX :

[DRV]: Data RCVD : 222

[MON] : DATA RCVD RX 222

[SCO] : DRV : 222 MON : 222

DATA MATCHED

[GEN] : oper : write send : 0 TX\_DATA : 00000100 RX\_IN : 0 TX\_OUT : 0 RX\_OUT : 00000000 DONE\_TX :

[DRV]: Data Sent : 4

[MON] : DATA SEND on UART TX 4

[SCO] : DRV : 4 MON : 4

DATA MATCHED

[GEN] : oper : read send : 0 TX\_DATA : 00011001 RX\_IN : 0 TX\_OUT : 0 RX\_OUT : 00000000 DONE\_TX :

[DRV]: Data RCVD : 26

[MON] : DATA RCVD RX 26

[SCO] : DRV : 26 MON : 26

DATA MATCHED

[GEN] : oper : read send : 0 TX\_DATA : 00110101 RX\_IN : 0 TX\_OUT : 0 RX\_OUT : 00000000 DONE\_TX :

[DRV]: Data RCVD : 32

[MON] : DATA RCVD RX 32

[SCO] : DRV : 32 MON : 32

DATA MATCHED

Simulation complete via \$finish(1) at time 138850 NS + 3

./testbench.sv:505 \$finish();

xcelium> exit

TOOL: xrun 23.09-s001: Exiting on Jul 25, 2024 at 15:51:42 EDT (total: 00:00:01)

Finding VCD file...

./dump.vcd

[2024-07-25 19:51:42 UTC] Opening EPWave...

Done