ECE 385 – Digital Systems Laboratory

Lecture 11 –Experiment 6.2 – SLC-3 CPU Zuofu Cheng

Spring 2018 Link to Course Website






Week 2 Demo

- Basic I/O Test 1. (1.0 point)
 - Displays LED on switches (continuous)
- Basic I/O Test 2. (0.5 points)
 - Displays LED on switches, pause and wait for continue
- Self-Modifying Code Test. (1.0 point)
- Multiplication Test. (1.0 point)
- Sort Test. (1.0 point)
- Correct "Act Once" Behavior. (0.5 points)
 - Note: DE2 Control Panel application is unreliable program at least two times
 - Alternative: Use the SD Card SRAM programmer (reliable, only need to program once)

SLC-3 ISA – Subset of LC-3 ISA

Instruction	Instruction(15 downto 0)							Operation
ADD	0001	DR	SR1	0	00	SR2	F	$R(DR) \leftarrow R(SR1) + R(SR2)$
ADDi	0001	DR	SR	1	ir	nm5	F	R(DR) ← R(SR) + SEXT(imm5)
AND	0101	DR	SR1	0	-0-	SR2	F	R(DR) ← R(SR1) AND R(SR2)
ANDi	0101	DR	SR	1	ir	nm5	F	R(DR) ← R(SR) AND SEXT(imm5)
NOT	1001	DR	SR		111	111	F	R(DR) ← NOT R(SR)
BR	0000	N Z P	P PCoffset9				if	f ((nzp AND NZP) != 0) PC ← PC + 1 + SEXT(PCoffset9)
JMP	1100	000	BaseR		000000		F	PC ← R(BaseR)
JSR	0100	1	PCoffset11					R(7) ← PC + 1; PC ← PC + 1 + SEXT(PCoffset11)
LDR	0110	DR	BaseR		offs	et6	F	R(DR) ← M[R(BaseR) + SEXT(offset6)]
STR	0111	SR	BaseR		offs	et6	N	M[R(BaseR) + SEXT(offset6)] ← R(SR)
PAUSE	1101 ledVect12						L	_EDs ← ledVect12; Wait on Continue

SLC-3 Block Diagram



MDR is down here

For complete diagram check out the online mater

Updated State Diagram MAR <-PC PC<-PC+1 MDR<-M R PauseIR2 [Continue] IR<-MDR PauseIR1 PSE BEN<-IR[11] & N + IR[10] & Z + IR[9] & P [Continue] [IR[15:12]] ADD DR<-SR1+OP2 [BEN] set CC LDR/ To 18 DR<-SR1&OP2 PC<-PC+off9 set CC 12 MAR<-B+off6 MAR<-B+off6 To 18 DR<-NOT(SR) To 18 PC<-BaseR set CC MDR<-M[MAR] MDR<-SR To 18 To 18 R7<-PC В, NOTES DR<-MDR M[MAR]<-MDR B+off6: Base + SEXT[offset6] set CC PC+off9 : PC + SEXT{offset9} PC<-PC+off11 R PC+off11 : PC + SEXT[offset11]

To 18

To 18

To 18

*OP2 may be SR2 or SEXT[imm5]

Jeremy DeJournett, Fall 2016

FETCH Phase

- state1: MAR ← PC
- state2: MDR ← M(MAR); -- assert Read Command on the RAM
- state3: IR ← MDR;

PC ← PC+1; -- "+1" inserts an incrementer/counter instead of an adder.

Go to decode

More details:

- MAR ← PC; MAR = memory address to read the instruction from
- MDR \leftarrow M(MAR); MDR = Instruction read from memory
- IR ← MDR; IR = Instruction to decode
- PC ← (PC + 1)

EXECUTE Stage for Load/Store

LOAD:

- Load_state1: MAR ← (BaseR + SEXT(offset6)) from ALU & AGU
- Load_state2: MDR ← M(MAR); -- assert Read Command on the RAM
- Load_state3: R(DR) ← MDR;

STORE:


- Store_state1: MAR ← (BaseR + SEXT(offset6)) from ALU & AGU
- Store_state2: MDR ← R(SR)
- Store_state3: M(MAR) ← MDR; -- assert Write Command on the RAM

State Diagram: Store

Store Decodes into state 7


What is R?

How many cycles are in R?



CPU to SRAM Configuration

CPU to SRAM with Physical Memory



Interfacing: I/O addressing

- A microprocessor communicates with other devices using some of its pins
 - Port-based I/O (parallel I/O)
 - Processor has one or more N-bit ports
 - Processor's software reads and writes a port just like a register
 - E.g., P0 = 0xFF; v = P1.2; -- P0 and P1 are 8-bit ports
 - Often has special instructions for I/O
 - Bus-based I/O
 - Processor has address, data and control ports that form a single bus
 - Communication protocol is built into the processor
 - A single instruction carries out the read or write protocol on the bus
 - Often looks the same as Load/Store

Memory Mapped Bus-Based I/O

- We are implementing memory mapped bus based I/O
- Primary function of the Mem2IO block
 - Detects load from address 0xFFFF as a load from switches (instead of real SRAM word 0xFFFF)
 - Detects store to address 0xFFFF as store out to HEX displays (stores this value in internal register and displays it instead of storing to SRAM)

Note:

- Don't need to implement any special instructions for I/O (Load/Store sufficient)
- Things get potentially messy if CPU has cache (won't have to deal with for now)

A Reminder About Endianness

- All LC-3 CPUs (LC-3, LC-3b, SLC-3) are little endian
- Little Endian -> least significant byte stored at lowest address
- Big Endian -> most significant byte stored at lowest address
- This may result in bytes appearing to be in wrong order when viewing on hex editor

Implementing Register File

- Can use 8 16-bit registers (extend reg8 to reg16)
- What goes to D (data input port), what goes to DR?
- What about Q1, Q2 (data output ports), SR1, SR2?
- Alternatively, can use unpacked array of packed logic:

```
- logic [15:0] reg_file [8];
```

 Different approaches illustrate difference between behavioral HDL and structural HDL

Understanding Test Programs

- Make sure you understand the test programs for Week 2
- Note: you can write your own test programs by using test_memory.sv and slc3_2.sv
 - slc3_2.SV is a SystemVerilog library which has un-synthesizable functions which act as an assembler
 - This allows test_memory.sv to have assembly language syntax
 - Note: all test_memory.sv has same contents as RAM image

Basic I/O Test 1

- Starts at address 0x03
 - Should be able to set switch to 3 and reset to run Basic I/O Test 1
 - Note all SLC-3 addresses are word addresses
 - LC-3 addresses are byte addressable (hence PC+2 on some other LC-3 materials)
- I/O Test displays contents of switches on HEX displays
 - Tests load from 0xFFFF (-1 sign extended maps to switches)
 - Tests store to 0xFFFF (-1 sign extended maps to HEX displays)

Another Test Program (Basic I/O Test 2)

- Make sure you understand the test programs for Week 2 Basic I/O Test 2
- The first pause instruction (checkpoint 1) will ask for input on the switches
- The second and subsequent pauses will display x02 on the LED, and ask for input and report that an output is present on the HEX display
- When operating correctly, each press of the Continue button will transfer the value from the switches to the HEX display, but the HEX display will not change until Continue is pressed


```
// Checkpoint 1 -
mem array[
                       opPSE (12 'h801)
             6 1 <=
   prepare to input
                                                         // Load switches
             7 1 <=
                       opLDR(R1, R0, inSW)
mem array[
             8 1 <=
                       opSTR(R1, R0, outHEX)
                                                         // Output
mem array[
mem array[
             9 1 <=
                       opPSE (12 'hC02)
                                                         // Checkpoint 2 -
   read output, prepare to input
                       opBR(nzp, -4)
                                                         // Repeat
mem array[
            10 1 <=
```

Hints for Meeting Timing Constraints

- Make sure you have .SDC file with clock constraint
 - create clock -period 20 [get ports clk]
- Note that place & route tool will only do minimum effort necessary to pass timing
 - If f_max is very close to 50 MHz, try increasing target clock constraint
 - Increasing target clock speed too much will cause timing to fail or cause place & route to take a long time to complete
- Only optimize combinational logic by hand if timing fails
 - Take a look at Advanced Synthesis Cookbook for ideas
 - Should be unnecessary, since data-path is specified in detail
 - Most common reason for missing timing is misunderstanding of datapath (e.g. putting combinational logic where there should be a register)


Hints for Meeting Timing Constraints

- TimeQuest will give you list of worst slack times (negative slack = failed timing)
- Optimize worth paths by hand by tracing through and following on RTL
- Turns out in this case, delay is in address generation



SystemVerilog Test-benches


- Test-bench is used to determine the correctness of the Design Under Test (DUT)
 - Generate stimulus
 - Apply stimulus to the DUT
 - Capture the response
 - Check for correctness
 - Measure progress against the overall verification goals
- Test-bench wraps around the DUT just as a hardware tester connects to a physical chip.



[1] C. Spear, SystemVerilog for Verification. New York, NY: Springer, 2008.

SystemVerilog Test-benches

- When simulating (only when simulating) you will use test_memory.sv
- Make a separate top-level for simulation which includes the regular SLC3 (datapath, control, tristate, mem2IO) and additionally instantiates test_memory
- Otherwise ModelSim may complain about dependencies



Flat vs. Layered Test-bench

Flat test-bench

```
initial begin
    Reset = 0;
    LoadA = 1;

#2 Reset = 1;

#2 LoadA = 0;
    #2 LoadA = 1;
    ......
end
```

Similar to unit testing a single module

- Layered testbench
 - Break down into tasks
 - Reusable
 - Modularized
 - Scalable

 Note: both allow you to use the large portion of nonsynthesizable SystemVerilog!

Example Flat Test-bench (Register File)

```
module RegisterFileTest();
                                                                     DR = 3'd0;
                                                                     D = -1;
timeunit 10ns;// Half clock cycle at 50 MHz
                                                                     #2 LD REG = 1'b1;
             // This is the amount of time represented by #1
                                                                     #2 LD REG = 1'b0;
timeprecision 1ns;
                                                                     DR = 3'd1;
                                                                     D = -2;
                                                                     #2 LD REG = 1'b1;
// Internal signals
logic Clk = 0;
                                                                      #2 LD REG = 1'b0;
logic [2:0] SR1, SR2, DR;
logic Reset, LD REG;
                                                                     DR = 3'd2;
logic [15:0] D, SR1 OUT, SR2 OUT;
                                                                     D = -3;
                                                                     #2 LD REG = 1'b1;
// A counter to count the instances where simulation results
                                                                     #2 LD REG = 1'b0;
// do not match with expected results
integer ErrorCnt = 0;
                                                                     DR = 3'd3;
                                                                     D = -4;
                                                                     #2 LD REG = 1'b1;
// Instantiating the DUT
RegisterFile r0(.*);
                                                                     #2 LD REG = 1'b0;
// Toggle the clock
                                                                     #2 SR1 = 3'd0; SR2 = 3'd1;
// #1 means wait for a delay of 1 timeunit
                                                                     #2 SR1 = 3'd2; SR2 = 3'd3;
                                                                     #2 SR1 = 3'd4; SR2 = 3'd5;
always #1 Clk = ~Clk;
                                                                     #2 SR1 = 3'd6; SR2 = 3'd7;
                                                                     #2 SR1 = 3'd0; SR2 = 3'd0;
initial begin
      Reset = 1;
      SR1 = 3'd0;
                                                                     if (ErrorCnt == 0)
      SR2 = 3'd0;
                                                                            $display("Success!");
      DR = 3'd0;
                                                                     else
      LD REG = 1'b0;
                                                                            $display("Try again!");
      D = 0;
                                                                      $stop;
       #2 Reset = 0;
                                                               end
                                                               endmodule
```

Delay Token (#)

- Delay token (#) is used to model delays in simulation
- Delay token is not synthesizable (it is simply ignored by synthesis tool, will still successfully synthesize)
- Important to understand simulation workflow
- Note: different procedures (always_comb, always_ff, always) run concurrently in unknown order!
- Each simulation timeunit (is divided into several queues)
- First queue: (can happen in any order, but always before the second queue)
 - All RHS of non-blocking assignments are evaluated
 - All RHS and LHS of blocking and continuous (assign procedure) assignment
 - Inputs and outputs evaluated
 - \$display and \$write processed
- Second queue: (happens after first queue)
 - Change LHS of all non-blocking assignment
- See (Understanding Verilog Blocking Understanding Verilog Blocking and Non and Non -blocking Assignments – S. Sutherland)



When do the assignments happen?

Which one is different, and why?

```
initial begin: TEST A
    #10 a = 1'b1;
    #20 b = 1'b0;
end
initial begin: TEST B
    #10 c <= 1'b1;
    #20 d <= 1'b0;
end
initial begin: TEST C
    e = #10 1'b1;
    f = #20 1'b0;
end
initial begin: TEST D
    g <= #10 1'b1;
    h <= #20 1'b0;
end
```



Monitoring Internal Signals

- Sometimes useful to be able to monitor/force internal signals
- Prevents the need to break out "test signals" from interior modules
- Hierarchical references are addressed using . (period)

```
logic ALU_out;
always_comb begin: INTERNAL_MONITORING
        ALU_out = processor0.F_A_B;
end
initial begin: INTERNAL_FORCES
...
#1 force processor0.F_A_B = 1'b0;
```