ECE 385 Final Review

10:00 April 7th 2018 © 2018 Yikuan Chen, All rights reserved



Please take a piece of paper and a pen



1. In Lab8, in order to complete a USB_Read Operation, in what sequence do you need to call io_read and io_write? (warm-up)

- a) $lo_{read} \rightarrow io_{write} \rightarrow io_{read} \rightarrow io_{write}$
- b) lo_write → io_read ★
- c) lo_write → io_write → io_read
- d) Io_read
- e) lo_read → io_read

3. In SystemVerilog, if we want to monitor a signal inside a sub-module without putting it in the output list, what could we do? Say we have:

```
module adder(...)
module testbench()
//code neglected
                                logic a;
 adder a0(.*);
                                //code neglected
                                                                       a) all will do
                                endmodule
endmodule
                                                                       b) only III will do
                                                                       c) only IV will do
//and we want to look at signal "a" in a0 (which is not an output)
                                                                       d) both III and IV
    (in testbench module): logic a monitor;
                                                                       e) both I and IV **
 always comb begin a monitor = a0.a; end
                                                                       We should refer the name of
II. (in testbench module): logic a monitor = a0.a;
                                                                       the instance (i.e. a0) and use
III. (in testbench module):
                                                                       always ff to constantly refresh
    logic a monitor;
                                                                       the value. By the way, you may
    always ff @ (posedge Clk) a monitor <= adder(a0).a; only assign a constant value to
IV. (in testbench module):
                                                                       a logic if you combine
                                                                       declaration and assignment in
   logic a monitor;
   always_ff @ (posedge Clk) a_monitor <= a0.a;
                                                                       one line (e.g. logic a = 0;)
```

Problem 3 – Additional Notes

```
A.(in testbench module):
   logic a monitor;
   always ff @ (posedge Clk) a monitor <= a0.a;
B.(in testbench module):
   logic a monitor;
   always begin
       #1 a monitor = a0.a;
   end
Equivalent in Testbench.
```

A question on Time Token "#"

```
What is the value of b, d and f at t=21?
logic a,b,c,d,e,f=0;
initial begin: TEST A
#10 a = 1'b1; //at time=10+0=10
#20 b = 1'b1; //at time=10+20+0=30
end
initial begin: TEST B
#10 c <= 1'b1; //at time=10+0=10
#20 d <= 1'b1; // at time=10+20+0=30
end
initial begin: TEST C
e \le #10 1'b1; //at time = 0+10=10
f \le #20 1'b1; //at time = 0+20=20
end
```

Non-blocking assignment evaluate right hand side, put it on the queue, assign it to left side when time ON LEFTSIDE arrives. Time token # binds to what's on its right side (In A,B, it binds to the whole line, and in C it binds to 1'1b).

4. A pure combinational circuit with feedback is a latch circuit. Which one(s) of the following code will result in "latch inferred" warning in Quartus? (assume all starts with some valid value)

```
1.
                                         2.
always comb begin
                                         always ff @ (posedge Clk) begin
                                               if(state == A) next state <= C;</pre>
     state = next state;
     if(state == A) next state = C;
                                               else next state <= B;</pre>
     else next state = B;
                                               state <= next state;</pre>
end
                                         end
3.
                                         4.
assign a = (a == 1)? 0 : 1;
                                         always comb
                                                if(a == 1) a = 0;
                                                else a = 1;
                                         end
```

a)only 1 b)only 1,2 c)only 3 d)only 1,3,4 * (e)only 3,4

3 and 4 are completely equivalent, and there is a latch since a depend on it self (think about how SR latch work). Although 2 is incorrect in terms of acting as a FSM, it is syntactically correct (no latch). 1 is a little bit more subtle, but state actually depend on its own value, which results in a **latch**.

5. Which way of using parameter in SystemVerilog is wrong?

```
module regfile (input clk, input [ADDR_WIDTH-1:0]addr, inout wire [DATA_WIDTH-1:0]data);
parameter ADDR WIDTH=8;
parameter DATA_WIDTH=32;
... (implementation code)
Endmodule
a) regfile #(8,16) myreg(.*);
b) regfile #(.ADDR_WITH(8),.DATA_WIDTH(16)) myreg(.*);
c) regfile (#ADDR_WITH =8, #DATA_WITH =16) myreg(.*);
d) All of them are wrong
e) None of them are wrong
```

6. What type of architecture does NIOS IIe belong to?

- a) A Moore Machine
- b) A Mealy Machine
- c) A Von-Neumann Machine
- d) A Harvard Machine
- e) A Modified Harvard Machine *

The original Harvard Machine uses entirely separate memory system to store instructions and data.

7. In Lab 6, we implemented SEXT modules. What is(are) correct implementation of this module?

```
logic [31:0] a sext;
//a orig is 16 bit
b is zero-extended, c creates a register that would delay a cycle (but we only want combinational logic), d is wrong because 16'b1 is
actually 16'b0000000000000001.
a) assign a sext = {{16{a orig[15]}},a orig[15:0]}; *
b) assign a sext = {16'b0,a orig[15:0]};
c) always ff @ (posedge Clk) begin
       if(a orig[15]) a sext <= {16'b1,a orig};
                         a sext <= {16'b0,a orig};
       else
  end
d) always comb @ begin
       if (a orig[15]) a sext <= {16'b1,a orig}; //should be 16'hffff
                         a sext <= {16'b0,a orig};
       else
  end
e) More than 1 correct answer above
```


- 8. In Lab 8, if we don't have the tristate buffer in hpi_io_intf, what would happen?
 - a) We may write to and read from OTG_DATA at the same time, which is more efficient
 - b) OTG_DATA may be driven with two drivers, which will cause I/O failure *
 - c) Nothing would change
 - d) OTG_DATA will be grounded
 - e) OTG_DATA will be connected to Vcc directly

This is not even a SystemVerilog syntax problem, but a design problem. An inout logic must be connected to a tristate buffer, otherwise the behavior is undefined. By the way, FPGA only supports inout logic to be mapped to i/o pins and does not internally support inout.

Problem 8 – Additional Notes


An *inout* logic must be connected to a tristate buffer, otherwise the behavior is undefined. By the way, FPGA only supports inout logic to be mapped to i/o pins and does not internally support inout.

```
assign out = (control)? in : 16'bZZZZZZZZZZZZZZZZ;
```



Problem 8 – Additional Notes

A more complete picture



9. Start from the circuit in Lab 7, if we want bit zero to be constantly blinking (with 50% duty cycle) and bit 7:1 keep displaying the accumulation value, what should we add to the code AFTER the accumulation part? Assuming all code are inside a while(1) loop, and other code (accumulation, not shown) are correctly written.

```
b.
a.
for(i = 0; i < 1000000; i ++); //delay</pre>
                                           for(i = 0; i < 1000000; i ++); //delay</pre>
                                           *accumulator = *accumulator ^{(0x01)};
 *LED = *accumulator & (0x01);
                                           *LED = *accumulator;
                                           for(i = 0; i < 1000000; i ++); //delay
                                           accumulator = *accumulator ^ (0x01);
                                           *LED = *accumulator;
                                           d. ★★
C.
for(i = 0; i < 1000000; i ++); //delay</pre>
                                           for (i = 0; i < 1000000; i ++); //delay
                                           *LED = *accumulator & (0xFE);
*accumulator = *accumulator & (0xFE);
                                           for (i = 0; i < 1000000; i ++); //delay
*LED = *accumulator;
for(i = 0; i < 1000000; i ++); //delay</pre>
                                           *LED = *accumulator | (0x01);
*accumulator = *accumulator | (0x01);
*LED = *accumulator;
```

e) more than one solution above

A will clear bit 7:1; b does not guarantee the last bit to be always toggling (if accumulator value changes from even to odd, you will see the last bit of LED to be 1,0,0,1); c would corrupt the value of the accumulator; only d is correct.

10. In Lab 9, what would happen if the JTAG-UART module is missing?

- a) NIOS II cannot transmit message to the hardware
- b) Hardware cannot transmit message back to NIOS II
- c) both a and b
- d) nothing would change

e) none of the above

If this module is missing, then we cannot use our PC as host device. i.e. we would not be able to type in message and key on the keyboard on our PC and let NIOS ii use it via scanf(), etc.

11. In Lab 9, which module in SystemVerilog is not purely combinational?


- a) AddRoundKey
- b) InvMixColumn
- c) InvSubByte *
- d) InvShiftRows
- e) none of the above

InvSubByte module is implemented as a ROM that uses the input byte as index.

Lab 9 – one more question True or false: The following code works properly with the provided lab9.sv and Qsys setup according to the tutorial

```
... (this is Avalon aes interface )
                                                   Wrong...
logic [31:0] reg_file[15];
always ff @ (posedge Clk) begin
      if(Reset == 0)
             for (int i=0; i < 16; i++)
                   reg file[i] <= 0;</pre>
      else begin:
             ... Other code
```

12. In Lab 8, which signal could be used as the clock for ball module if we want the data refreshing rate to be the same as the frame rate?



The vertical sync signal becomes low for a short period at the end of each frame, and stays high for the rest of the time, which is a good choice as the clock of ball module

Picture from course lecture slides

13. In Lab 8, which signal(s) is(are) not an output of the VGA_controller module?

- a) VGA_Clk★
- b) DrawX
- c) Red ★
- d) VGA_VS
- e) VGA_HS

The VGA_controller module does not handle the color being sent to the VGA monitor. It only controls which pixel is being drawn during each (VGA) clock period. Color mapper module is the one which handles the color based on DrawX/Y and other signals.

(NOTE that there will be only 1 correct answer on a real exam)


14. True or False: SDRAM is faster than SRAM (since SDRAM is Dynamic RAM)

From Computer Desktop Encyclopedia © 2005 The Computer Language Co. Inc.

a) True

b) False ★

This refresh operation is where dynamic RAM gets its name. Dynamic RAM has to be dynamically refreshed all of the time or it forgets what it is holding. The downside of all of this refreshing is that it takes time and slows down the memory. A flip-flop for a memory cell takes 4 or 6 transistors along with some wiring, but never has to be refreshed. This makes static RAM significantly faster than dynamic RAM. Take more space though



15. In Lab 6, what does the following code do?

```
0 AND R0, R0, 0
1 ADD R0, R0, 1
2 ADD R1, R0, 1
3 STR R1, R0, -2
```

Line 3 use memory mapped IO to store 2 to "0-2 = 0xFFFF", which is Hex Display.

- a) store value "1" to SRAM at address "0xFFFE"
- b) store value "2" to SRAM at address "0xFFFF" (yes it does, but you cannot read it back)
- c) store value "1" to HEX Display
- d) store value "2" to HEX Display
- e) store value "2" to SRAM at address "0xFFFE"

16. Which one of memories on DE2 board has the largest storage capacity?

- a) SRAM (2MB)
- b) Flash Memory (8MB)
- c) On Chip Memory (<500 KB)
- d) SDRAM (128MB) ★
- e) Hard Disk

17. Which one of the following statements about SDRAM is correct?

- a) SDRAM can write to successive rows (with column address fixed)
 faster than write to successive columns (within the same row)
- b) SDRAM can write to successive columns (with row address fixed) faster than write to successive rows (within the same column)
- c) Both types of operations above have the same latancy
 In order to read into another closed row, currently open row must be pre-charged to close, which
 slows down the whole operation

18. What is the correct way to initialize the On-chip Memory?

- a) Use an always_ff block to assign values (like regfile in Lab 6)
- b) Use \$readmemh/readmemb (not synthesizable) and initial block **
- c) Both a and b achieves the same functionality
- d) Instantiate many register modules and reset them to wanted values (like testmemory.sv in Lab 4)
- e) There is no way to initialize On-Chip Memory

 Although initial block can't be synthesized, it actually doesn't need to synthesize it at all.

 The synthesis tool will read from the specified file and initialize the On-Chip Mem.

Study Resource

- 1. Course Wiki: Lecture Slides, Q/A session recording
- 2. Go to Monday Lecture and Ask Questions
- 3. Spend the same time on Final Exam would probably earn you more points than Final Project

Study Resource

KTTECH → ECE 385 → Labs & Other Resources

Midterm Practice Problems would be helpful for pre-midterm material