# Sahil Shetye UIN: 673274841

ECE 466 Advance Computer Architecture Project 1

# 1. What is the performance of running the program, equake, under the default system setup (without changing any simulation parameters) using command: ./sim-outorder equake.ss < equake.in?

To run the Simplescalar software on a Windows machine, I have used Linux to carry out all the executions. To simplify things, I have created a configuration file which can be later modified as per the needs. The configuration file was created by —

#### ./sim-outorder -dumpconfig default.cfg -fastfwd 20000000 -max:inst 300000000




Figure 1: Creating configuration file name my.cfg

Here, the configuration file is saved under the name 'default' is saved under the same folder. Configuration file can be access and modified with any standard text editor and is very convenient to implement simulations by setting parameters under this configuration file. Instruction -fastfwd 200000000 is used to fast forward 500M instructions and max:inst: 300000000 is used to execute the next 300M instructions as per the first requirement of the question. The program can be then run by the following command –

#### ./sim-outorder -config my.cfg equake.ss<equake.in

```
sim: ** simulation statistics **
sim_num_insn
                            300000001 # total number of instructions committed
                             98046368 # total number of loads and stores committed
sim_num_refs
                       68339475 # total number of loads committed 29706893.0000 # total number of stores committed
sim_num_loads
sim_num_stores
                            78914237 # total number of branches committed
sim_num_branches
                                  431 # total simulation time in seconds
sim_elapsed_time
                        696055.6868 # simulation speed (in insts/sec)
sim_inst_rate
sim_IPC
                               1.6747 # instructions per cycle
                               0.5971 # cycles per instruction
sim_CPI
```

Above is a brief part of the simulation results and we can observe several important results like number of instructions, elapsed time and most importantly, the IPC(Instructions per cycle) and CPI(Cycles per Instructions) values.

sim\_IPC 1.6747 # instructions per cycle sim\_CPI 0.5971 # cycles per instruction

Figure 2: using configuration file for finding out-of-order execution

# 2. How much is the performance loss if the processor uses in-order execution instead of the default out-of-order execution for running the program?

We have created the configuration file, it makes our job much simple by changing the default configuration as per the needs. Here, we need to execute the program with in-order execution as compared to the out-of-order. This can be done by changing the following line in the configuration file –

## # run pipeline with in-order issue

-issue:inorder true

When the **-issue:inorder** is set to true, in-order execution takes places. By default, it is false, for out-of-order execution. I create a config file called inorder.cfg to implement question 2

And we can re-run the simulation by the same command as above -

./sim-outorder -config inorder.cfg equake.ss<equake.in

```
sim: ** simulation statistics **
sim_num_insn 300000000 # total number of instructions committed
sim_num_refs 97642663 # total number of loads and stores committed
sim_num_loads 67983534 # total number of loads committed
sim_num_stores 29659129.0000 # total number of stores committed
sim_num_branches 79161917 # total number of branches committed
sim_elapsed_time 158 # total simulation time in seconds
sim_inst_rate 1898734.1772 # simulation speed (in insts/sec)
```

```
sim_IPC
                             0.7756 # instructions per cycle
sim_CPI
                             1.2894 # cycles per instruction
```

From the above simulation we can notice that the values of IPC and CPI has been changed –

```
sim_IPC
                             0.7756 # instructions per cycle
sim_CPI
                             1.2894 # cycles per instruction
```

As compared with the default out-of-order execution, we observe 2.159 times execution time or 46.31% execution speed in case of in-order execution.

```
sahil@sahil: ~/simplescalar/simplesim-3.0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        🌎 🔡 🤝 🔝 🐠 🐠 12:12 PM 🐉
       0
                              sim: ** fast forwarding 200000000 insts **
equake00: Reading nodes.
equake00: Reading elements.
sim: ** starting performance simulation **
          ō
                                                                                                                                                                             atistics **

300000000 # total number of instructions committed

98046367 # total number of loads and stores committed

60339474 # total number of loads committed

78914237 # total number of stores committed

78914237 # total number of stores committed

417 # total simulation time in seconds

719424.4604 # simulation speed (in insts/sec)

302340591 # total number of instructions executed

98587898 # total number of loads and stores executed

68880312 # total number of loads executed

29707586.0000 # total number of stores executed

78914326 # total number of stores executed

386814232 # total number of stores executed

386814232 # total simulation time in cycles

0.7756 # instructions per cycle

1.2894 # cycles per instruction

0.7816 # total instructions (mis-spec + committed) per cycle

3.8016 # instruction per branch

134111638 # cumulative IFQ occupancy

316774185 # cumulative IFQ occupancy

316774185 # cumulative IFQ occupancy (insn's)

0.7816 # avg IFQ occupant latency (cycle's)

0.8189 # fraction of time (cycle's) IFQ was full

1045107571 # cumulative RUU occupancy

0 # cumulative RUU occupancy

1.8167 # avg RUU occupant latency (cycle's)

0.0000 # fraction of time (cycle's) RUU was full

367080264 # cumulative LSQ full count

0.9490 # avg LSQ occupancy (insn's)
                                         sim: ** simulation statistics **
                                    sim_num_insn
sim_num_refs
sim_num_loads
sim_num_stores
sim_num_branches
sim_elapsed_time
sim_inst_rate
                                       sim_inst_rate
sim_total_insn
sim_total_refs
sim_total_loads
sim_total_stores
sim_total_branches
                                          sim_cycle
sim_IPC
sim_CPI
                                          sim_exec_BW
sim_IPB
                                      IFQ_count
IFQ_fcount
Ifq_occupancy
ifq_rate
ifq_latency
ifq_full
IFQ_full
                                       RUU_count
RUU_fcount
ruu_occupancy
ruu_rate
ruu_latency
ruu_full
```

Figure 3: Simulated results for in-order execution

3. The above experiments only perform detailed simulation on 300 million instructions. Based on the simulator running time in Question 1, estimate how long it would take to run the program on a real machine with 3GHz processor and the same IPC value as in Question 1; and then estimate how long it would take to simulate the program's execution in details from beginning to end using the default configuration. Note: Do not run the detailed simulation from beginning to end. It may take days to finish.

The value of IPC from the first question was observed to be 1.6745

Therefore, the numbers of cycles required for simulation of 300 million instructions are:

```
Number of Cycles = 30000000/1.6745
= 179157958
```

And for a 3GHz machine,

```
Time = No. of cycles X Processor Clock Speed
(Processor Clock Speed = 1/CPU Frequency)
Time = 179579588/3x10<sup>9</sup>
Time = 0.05972 Seconds
```

With a 3GHz machine, time required would be **0.05972 seconds** or 59.72 msecs to implement 300 million instruction.

So to implement 165 billion instruction we require = 656433162265\*0.0601/300000000

To execute the program from the start, we use the command –

#### ./sim-safe equake.ss<equake.in

Here, the observed results were -

```
sim: ** simulation statistics **
sim_num_insn
                            165643487723 # total number of instructions executed
                             78603314990 # total number of loads and stores executed
sim_num_refs
                           1527 # total simulation time in seconds 108455510.8835 # simulation speed (in insts/sec)
sim_elapsed_time
sim_inst_rate
                              0x00400000 # program text (code) segment base
132784 # program text (code) size in bytes
0x10000000 # program initialized data segment base
ld_text_base
ld_text_size
ld_data_base
                                     16384 # program init'ed `.data' and uninit'ed
ld_data_size
size in bytes
                               0x7fffc000 # program stack segment base (highest address
ld_stack_base
in stack)
ld_stack_size
                                     16384 # program initial stack size
                               0x00400140 # program entry point (initial PC)
0x7fff8000 # program environment base address address
ld_prog_entry
ld_environ_base
                                          0 # target executable endian-ness, non-zero if
ld_target_big_endian
big endian
                                     10410 # total number of pages allocated
mem.page_count
                                    41640k # total size of memory pages allocated
mem.page_mem
                                  3253587 # total first level page table misses
mem.ptab_misses
                            906492850614 # total page table accesses
0.0000 # first level page table miss rate
mem.ptab_accesses
mem.ptab_miss_rate
```

Total number of Instructions were - **16564348772** instructions (~165.6B) and using the value of IPC from the result of the first question, IPC = **1.6745**.

Therefore,

Number of Cycles = Total Instructions/IPC = 1656448772/1.6745 = 98921989.85

Which is also equal to the Simulation time for the simulator

But, Simulation Time = Number of Instructions / Simulation Speed
= 165643487723 / 696855.6868
= 237701.27 seconds
= 3961.23 minutes
= 66.02 Hours

It would take almost **66 hours** to complete the entire program from start to finish when executed with default configuration.




Figure 4: Completion of program

4. An advantage of using simulator is that you can vary the processor parameters to see their performance bottleneck. A widely used approach is to partition the program's execution time or CPI value into three categories: CPU execution (including L1 cache access), L2 cache access and memory access. To achieve this goal, we can run experiments under three configurations: (1) the default configuration, (2) a configuration with the memory latency equal to the L2 cache latency, which basically assumes an infinitely large L2 cache, and (3) a configuration with both the memory and L2 cache latency equal to the L1 cache latency, which basically assumes an infinitely large L1 cache. The performance under these three configurations can be used to partition a program's execution into three categories mentioned above. Report your results and discuss which portion is the performance bottleneck for this program running on the simulated machine.

This part is divided into three part. The first part was implemented in the first question itself. So from the first question we know

1. That default configuration of file has cache | 1 latency= 1 cycles, | 2 cache latency= 6 cycles and memory access latency of 2 cycles.

On implementing the simulation for above condition, the output IPC obtained is

sim\_IPC

#### 1.6747 # instructions per cycle

- 2. The next section involves changing the memory access delay equal to I2 cache delay. For that I make a copy of default config file used in question one and modify it. I change the name to cache.cfg. And modify following parameters in the file by using gedit.
  - a. Change L2 lat and mem lat to both 6 and keep L1 lat at 1 cycle and then keep L1 lat at 6 and other L2 and mem at 1.
  - b. These updates are implemented by simulating from cfg file.
- 3. Third part involves again making a copy of cache.cfg file and renaming the new file as cache2.cfg and making following changes in the cache2.cfg file.
  - a. Change I1 data, instruction latency same as I2 and memory latency. I try two
    combinations of latency period by applying 1,3 and 6 cycle latency to each(I1, I2 and
    memory latency)
    - We do this by changing default cycle values in the config file.

For every modification in .cfg file. I implemented the simulation by giving following commands:

./sim-utorder -config cache2.cfg equake.ss

#### **Observed Results:**

#	Cycles L1 Lat.	Cycles L2 Lat.	Mem Lat.	IPC	СРІ	Comments
1	1	6	18, 2	1.6747	0.5971	Default
2	1	6	6,6	1.6739	0.5974	Inf. L2
3	6	1	1,1	1.18	0.8458	Inf. L2
4	1	1	1,1	2.063	0.4854	Inf. L1
5	6	6	6,6	1.0815	0.9247	Inf. L1
6	3	3	3,3	1.616	0.6187	Inf. L2

### Observered O/P:

#### #1 Same as q1

```
sahil@sahil: ~/simplescalar/simplesim-3.0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  🌎 田 🤝 🛅 💷 🐠 8:29 PM 💠
  0
                    sim: ** fast forwarding 200000000 insts **
    ō
                  equake00: Reading nodes.
equake00: Reading elements.
sim: ** starting performance simulation **
                         sim: ** simulation statistics **
                                                                                                            300000001 # total number of instructions committed
98046368 # total number of loads and stores committed
68339475 # total number of loads committed
7804283 8000 # total number of stores committed
78914237 # total number of branches committed
426 # total simulation time in seconds
                     sim_num_insn
sim_num_refs
sim_num_loads
sim_num_stores
sim_num_branches
sim_elapsed_time
sim_inst_rate
                                                                                               704225.3545 # simulation speed (in insts/sec)
    a sim inst rate
                    sim_total_insn
sim_total_refs
sim_total_loads
sim_total_stores
sim_total_branches
                                                                                                            704225.3545 # StMulation speed (in instrySec)
316921261 # total number of instructions executed
103629216 # total number of loads and stores executed
72570922 # total number of loads executed
31058294.0000 # total number of stores executed
82604306 # total number of branches executed
179226473 # total simulation time in cycles
                                                                                                                                 1.6739 # instructions per cycle
0.5974 # cycles per instruction
                     sim_IPC
sim_CPI
                                                                                                                 0.5974 # cycles per instruction
1.7003 * Cotal instructions (Nts-spec + committed) per cycle
3.8016 # instruction per branch
454770553 # cumulative IFQ occupancy
95734167 # cumulative IFQ full count
2.5374 # avg IFQ occupancy (insn's)
1.7083 # avg IFQ occupancy (insn's)
1.4080 # avg IFQ occupancy (cycle's)
1.4350 # avg IFQ occupant latency (cycle's)
0.5342 # fraction of time (cycle's) IFQ was full
1820461927 # cumulative RUU occupancy
48994322 # cumulative RUU full count
10.1573 # avg RUU occupancy (insn's)
1.7083 # avg RUU dispatch rate (insn/cycle)
5.7442 # avg RUU occupant latency (cycle's)
0.2734 # fraction of time (cycle's) RUU was full
588902514 # cumulative LSQ occupancy
18325016 # cumulative LSQ occupancy
18325016 # avg LSQ occupancy (insn's)
                      SIM_exec_bw
sim_IPB
                   sim_IPB
IFQ_count
IFQ_fcount
ifq_occupancy
ifq_rate
ifq_latency
ifq_full
RUU_count
RUU_fcount
ruu_occupancy
ruu_rate
ruu_latency
ruu_full
LSQ_count
                        LSQ_count
LSO fcount
```

Figure 5: Observed results for infinite L2 cache length Result #2




Figure 6: Observed results for infinite L2 cache length Result #3

```
sahil@sahil: ~/simplescalar/simplesim-3.0
                                                                          🌎 🔡 🥏 🛐 🕟 🜒 1:18 AM 😃
equake00: Reading elements.
sim: ** starting performance simulation **
  O
a
```

Figure 7: Observed results for infinite L2 cache length Result #4




Figure 8: Observed results for infinite L2 cache length Result #5

```
equake00: Reading elements.
sim: ** starting performance simulation **
                                                                                                                                                                                                                                                                                                              atistics **

300000001 # total number of instructions committed
98040308 # total number of loads and stores committed
68339475 # total number of loads committed
27060893,0000 # total number of stores committed
78914237 # total number of stores committed
78914237 # total number of branches committed
446 # total simulation time in seconds
672645.7422 # simulation speed (in insts/sec)
320154910 # total number of instructions executed
10387798 # total number of loads and stores executed
72570455 # total number of loads executed
31417343,0000 # total number of loads executed
83951608 # total number of stores executed
185613446 # total simulation time in cycles
1.6163 # instructions per cycle
0.6187 # cycles per instruction
1.7248 # total instructions (mis-spec + committed) per cycle
3.8016 # instruction per branch
654909920 # cumulative IFQ occupancy
147911475 # cumulative IFQ full count
3.5284 # avg IFQ occupancy (insn's)
1.7248 # avg IFQ dispatch rate (insn/cycle)
2.0456 # avg IFQ occupant latency (cycle's)
0.999 # fraction of time (cycle's) IFQ was full
2554569563 # cumulative RUU occupancy
108487123 # cumulative RUU occupancy
113.7628 # avg RUU occupancy (insn's)
1.7248 # avg RUO occupancy (insn's)
1
                                                   sin: ** simulation
sim_num_insn
sim_num_refs
sim_num_refs
sim_num_stores
sim_num_stores
sim_num_branches
sim_elapsed_time
sim_inst_rate
sim_total_insn
sim_total_irefs
sim_total_loads
sim_total_stores
sim_total_branches
sim_total_branches
sim_total_branches
sim_total_branches
sim_total_branches
                                                      sim: ** simulation statistics **
                                                      sim_IPC
sim_CPI
sim_exec_BW
sim_IPB
                                                   sim_IPB
IFQ_count
IFQ_fcount
ifq_occupancy
ifq_rate
ifq_latency
ifq_full
RUU_count
RUU_fcount
                                                   ruu_occupancy
ruu_rate
ruu_latency
ruu_full
LSQ_count
LSQ_fcount
                                                                  sq occupancy
                                                               lsq_rate
lsq_latency
lsq_full
```

Figure 9: Observed results for infinite L2 cache length Result #6

## **Result:**

As one can see from the various combinations of the latency cycle. Latency cycle of L1 cache plays the bottlenecking affect. Even if the L2 and memory latency is less, and if L1 has higher latency, then performance is reduced (refer #3). Also when L1 cache is infinite, bottlenecking completely depends on the Latency cycles. While when in L2 infinite cache, program is further secondary bottlenecked (first being L1) by L2. Thus Bottlenecking of the performance due to increase in latency in L1 is most troublesome factor.