
# Development of 2 Bit ALU FOR PROCESS SIMULATION

## Arithmetic Logic Unit

ARITHMETIC LOGIC UNIT (ALU) IS A VITAL COMPONENT OF ANY COMPUTING SYSTEM. IT IS A DIGITAL COMBINATIONAL CIRCUIT THAT PERFORMS THE REQUIRED ARITHMETIC AS WELL AS LOGICAL OPERATIONS ON THE OPERANDS. EARLIER VON NEUMANN PROPOSED FIRST ALU IN 1945 WHEN HE WAS WORKING ON EDVAC. CONVENTIONALLY ALU'S WERE DESIGNED USING BASIC LOGIC GATES SUCH AS AND, OR, NOT ETC. HOWEVER THESE GATES DISSIPATE SOME AMOUNT OF ENERGY DUE TO THE INFORMATION LOSS DURING THE OPERATION



# Block Diagram of the 2 Bit ALU



### Progress so far...

We have synthesized the Logical Unit for the ALU, now there is The Arithmetic Unit to be constructed and synthesized. Here is the HDL code for Logical Unit

```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
    use IEEE.STD LOGIC ARITH.ALL;
    use IEEE.STD LOGIC UNSIGNED.ALL;
    --library UNISIM;
    --use UNISIM.VComponents.all;
26
27
    entity ALU 2bit is
        Port ( A : in STD LOGIC VECTOR (1 downto 0);
                B : in STD LOGIC VECTOR (1 downto 0);
               Y : out STD LOGIC VECTOR (1 downto 0);
                Sel : in STD LOGIC VECTOR (1 downto 0));
31
    end ALU 2bit;
33
    architecture Behavioral of ALU 2bit is
35
36
    begin
37
    PROCESS (A, B, Sel)
39
    BEGIN
    CASE SEL IS
              Y <= A AND B:
              Y \le A OR B:
    WHEN "10" =>
              Y <= A NAND B:
    WHEN "11" =>
              Y <= A NOR B:
    WHEN OTHERS =>
              NULL:
    END CASE;
    END PROCESS;
54
    end Behavioral;
```


## Components required

- Quad 2-i/p AND Gates (7408)
- Quad 2-i/p OR Gates (7432)
- HEX Inverter / NOT Gates (7404)
- Dual 4 to 1 line MUX (74153)

-There might more ICs be adding as for Arithmetic Operations

```
Final Report
Final Results
RTL Top Level Output File Name
                                    : ALU 2bit.ngr
Top Level Output File Name
                                     : ALU 2bit
Output Format
                                    : Speed
Optimization Goal
Keep Hierarchy
                                    : YES
Target Technology
                                     : Automotive CoolRunner2
Macro Preserve
XOR Preserve
                                    : YES
wysiwyg
                                    : NO
Design Statistics
# IOs
                                     : 8
Cell Usage :
# BELS
                                     : 36
       AND2
                                     : 10
       INV
       OR2
       OR3
# IO Buffers
       IBUF
       OBUF
```


#### Circuit Diagram for Logical Unit



## Working of the project

This ALU can perform AND, OR, NAND and NOR operations for now. We will be implementing Full Adder module to do Arithmetic Operations also. A rough circuit diagram can be seen on the next slide for Arithmetic Unit.

#### Circuit diagram for Arithmetic Unit



#### Truth Table

	А	В	<b>S1</b>	S0	Υ
AND	00	00	0	0	00
OR	00	01	0	1	01
NAND	00	10	1	0	11
NOR	00	11	1	1	00
AND	01	00	0	0	00
OR	01	01	0	1	01
NAND	01	10	1	0	11
NOR	01	11	1	1	00
AND	10	00	0	0	00
OR	10	01	0	1	11
NAND	10	10	1	0	01
NOR	10	11	1	1	00
AND	11	00	0	0	00
OR	11	01	0	1	11
NAND	11	10	1	0	01
NOR	11	11	1	1	00

## References

- www.bravelearn.com
- www.electronics-tutorials.ws
- www.knowelectronic.com
- www.circuitspedia.com