


DESIGN OF SYNCHRONOUS COUNTERS

* PROCEDURE:-

- ① Derive the state transition diagrams
- ② Draw state transition table
- ③ Choose flip-flop type for implementation & use excitation table to represent next state functions.
- ④ Obtain the expression for input variables of the flip-flop in terms of present state values.
- ⑤ Minimize them using K-Maps.
- ⑥ Implement the circuit.

- ① Synchronous 3-bit Up Counter. Using JK FF

Step 1 - State transition diagram



Step 2 & Step 3:- (Excitation table)

Q2 = ?

PS	NS	Inputs
Q2 Q1 Q0	Q2' Q1' Q0'	J2 K2 J1 K1 J0 K0
0 0 0	0 0 1	0 X 0 X 1 X
0 0 1	0 1 0	0 X 1 X X 1
0 1 0	0 1 1	0 X X 0 1 X
0 1 1	1 0 0	1 X X 1 X 1
1 0 0	1 0 1	X 0 0 X 1 X
1 0 1	1 1 0	X 0 1 X X 1
1 1 0	1 1 1	X 0 X 0 1 X
1 1 1	0 0 0	X 1 X 1 X 1

Step 4 & Step 5 - Obtaining the input expressions.

* To Q0

Q1	Q0	Q1' Q0'	Q1 Q0
0	0	0 1 X X 1	0 1
1	1	1 X X 1	1 X

$J_0 = 1$

* K0

Q1	Q0	Q1' Q0'	Q1 Q0
0	0	X 1 1 X	1 X
1	1	X 1 1 X	1 X

$K_0 = 1$

* J1

Q1	Q0	Q1' Q0'	Q1 Q0
0	0	1 X X	1 X
1	1	1 X X	1 X

$J_1 = Q_0$

K ₁ State (Q ₀)		Q ₁		Q ₂		T ₁		T ₂		T ₃	
0	X	X	I								
1	X	X	I								

$$K_1 = Q_0$$


K ₂ State (Q ₁)		Q ₀		Q ₂		T ₁		T ₂		T ₃	
0	0	0	0	I	I						
1	X	X	X	X	X						

$$T_3 = Q_1 Q_0$$

K ₃ State (Q ₂)		Q ₀		Q ₁		T ₁		T ₂		T ₃	
0	0	0	0	I	I						
1	X	X	I	I	I						

$$K_3 = Q_1 Q_0$$


Step 6 :- Circuit implementation. \rightarrow P 19A



QK

$$QB = 11$$

② Synchronous 3-bit Down Counter Using T-FF
Step 1 :- State transition diagram



Step 2 & Step 3 :- Excitation Table

PS	NS						Input
	Q ₂	Q ₁	Q ₀	Q ₂ '	Q ₁ '	Q ₀ '	
0 0 0 1 1 1 1 1							
0 0 1 0 0 0 0 1							
0 1 0 0 0 1 0 1							
0 1 1 0 1 0 0 1							
1 0 0 1 1 1 1 1							
1 0 1 1 0 0 0 1							
1 1 0 1 0 1 0 1							
1 1 1 0 0 0 0 1							

Step 4 & Step 5: Obtaining the inputs

Normal expressions of state equations

T_0 :	S_2	S_1	S_0	00	01	11	10
0	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1

$$T_0 = 1$$


T_1 :	S_2	S_1	S_0	00	01	11	10
0	1	0	0	1	1	1	1
1	1	0	0	1	1	1	1

$$T_1 = \bar{Q}_0$$

T_2 :	S_2	S_1	S_0	00	01	11	10
0	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1



$$T_2 = \bar{Q}_1 \bar{Q}_0$$

Step 6: Circuit implementation



③ Synchronous 3-bit Up-down Counter

Using JK-FF
Step 1: State transition diagram



Engineering topics

1 = 0F 1 = 1F

Step 2 & Step 3: -

	PS	M	NS	Inputs			
	S_2	S_1	Q_0	S_2'	S_1'	Q_0'	J_2
00	0	0	0	1	1	1	X
00	0	0	1	0	0	1	X
00	0	0	0	0	0	0	X
00	1	1	0	0	0	0	X
01	0	0	0	0	1	0	X
01	0	1	0	1	1	0	X
01	1	0	0	1	0	0	X
01	1	1	1	0	0	1	X
01	1	1	1	1	1	1	X
10	0	0	0	1	1	1	X
10	0	1	1	0	1	0	X
10	1	0	1	0	0	0	X
10	1	1	1	1	0	0	X
11	0	0	1	0	1	1	X
11	0	1	1	1	1	1	X
11	1	1	1	1	0	1	X
11	1	1	1	1	1	0	X
11	1	1	1	1	1	1	X

Step 4 & 5: - Obtaining input expressions.

	S_2	S_1	Q_0	Inputs			
	00	01	11	00	01	11	10
00	1	1	X	X			
01	1	1	X	X			
11	1	1	X	Y			
10	1	1	X	X			

$$J_0 = 1$$

	S_2	S_1	Q_0	00	01	11	10
	00	01	11	00	01	11	10
+ 100010101	X	X	X	X			
100101011	X	X	X	X			
101010110	X	X	X	X			
101100100	X	X	X	X			

$$K_0 = 1$$

	S_2	S_1	Q_0	00	01	11	10
	00	01	11	00	01	11	10
+ 100010101	X	X	X	X			
100101011	X	X	X	X			
101010110	X	X	X	X			
101100100	X	X	X	X			

$$\begin{aligned} J_1 &= Q_0 \bar{M} + Q_0 M \\ &= Q_0 \odot M \end{aligned}$$

	S_2	S_1	Q_0	00	01	11	10
	00	01	11	00	01	11	10
+ 100010101	X	X	X	X			
100101011	I						
101010110	I						
101100100	X	X	X	X			

$$\begin{aligned} K_1 &= \bar{Q}_0 \bar{M} + \bar{Q}_0 M \\ &= Q_0 \odot M \end{aligned}$$

	S_2	S_1	Q_0	00	01	11	10
	00	01	11	00	01	11	10
+ 100010101	I						
100101011		I					
101010110	X	X	X	X			
101100100	X	X	X	X			




$$\begin{aligned} J_2 &= \bar{Q}_1 \bar{Q}_0 M \\ &+ Q_1 Q_0 M \end{aligned}$$

→

Date _____
Page No. _____


K_2	$Q_1 Q_0 M$	$Q_1 Q_0 M$	$Q_1 Q_0 M$	$Q_1 Q_0 M$
00	X	X	X	X
01	X	X	X	X
11		I		
10	I			

Step 6:- Circuit implementation



4

Synchronous Mod-6 Counter Using JK-FF



Step 2 & Step 3

PSL					NS		Inputs						
Q2	Q1	Q0	Q2'	Q1'	Q0'	J _t	K _t	J _r	K _r	J _o	K _o		
0	0	0	0	0	1	0	X	0	X	1	X		
0	0	1	0	1	0	0	X	1	X	X	X		
Q2 = 100	0	0	1	1	0	X	X	0	1	X			
0	1	1	1	0	0	1	X	X	1	X			
1	0	0	1	0	1	X	0	0	X	1	X		
1	0	1	0	0	0	X	1	0	X	X	1		

Step 4 & 5: obtaining input expressions


\times	K_0	S_1	S_2	S_3	S_4	S_5	S_6	S_7	S_8	S_9	S_{10}
\times	00	01	11	10							
00	X	1	1	X							
1	X	1	X	X							

$\star D_1$	Q_2	$S_1 S_0$	00	01	11	10	$D_1 = \overline{Q_2 Q_0}$
0			1	X	X		
1				X	X		


K_1	B_2	$B_3^{(50)}$	00	01	11	10	
0	X	X	X				$K_f = Q_0$
1	X	X	X	X			

$\times J_2$	S_2	Q_0	Q_1	J_1	J_0
0		1			$J_2 = Q_1 Q_0$
1	X	X	X	X	

x	K_2	0	B	$\begin{pmatrix} 0 \\ 0 \end{pmatrix}$	01	011	0101	0	1	0	0
$x = 1$	0	x	x	x	x	x	x	0	0	$K_2 = Q_0$	
1	x	1	1	1	x	0	x	1	1	0	0



⑥ Design a synchronous counter that generates the sequence - 0, 1, 2, 3, 5, 6, 0, 1, ... using T-FF
Step 1 - State transition diagram



Step 2 & Step 3

PS		NS		Inputs				
Q ₂	Q ₁	Q ₀	Q ₂ ^t	Q ₁ ^t	Q ₀ ^t	T ₂	T ₁	T ₀
0	0	0	0	1	0	0	1	0
0	0	1	X	X	X	X	X	X
0	1	0	0	1	1	0	0	1
0	1	1	1	0	1	1	1	0
1	0	0	X	X	X	X	X	X
1	0	1	1	1	0	0	1	1
1	1	0	0	0	0	1	1	0
1	1	1	X	X	X	X	X	X

step 4 & step 5 - obtaining input expression

* T_0

Q_2	Q_1	Q_0	00	01	11	10
0	1	X	X	1		
1	X	1	X			

$$T_0 = \overline{Q}_1 Q_0 + \overline{Q}_2 \overline{Q}_1 Q_0$$

* T_1

Q_2	Q_1	Q_0	00	01	11	10
0	1	X	1			
1	X	1	X	1		

$$T_1 = Q_2 + \overline{Q}_1 + Q_0$$

* T_2

Q_2	Q_1	Q_0	00	01	11	10
0		X	1			
1	X		X	1		

$$T_2 = \overline{Q}_2 Q_0 + Q_2 Q_1$$
