```
APB Master:
module apb add master (
 input logic
                         pclk,
 input logic
                                    // Active low reset
                        preset n,
 inputlogic[1:0]
                         add i,
// 2'b00 - NOP, 2'b01 - READ, 2'b11 - WRITE
 output logic
                               psel o,
 output logic
                               penable o,
 output logic [31:0]
                        paddr o,
 output logic
                               pwrite o,
 output logic [31:0]
                         pwdata o,
 input logic [31:0]
                        prdata i,
 input logic
                        pready i
);
 typedef enum logic[1:0] {ST IDLE, ST SETUP, ST ACCESS}
apb state t;
                            // Current state
 apb state t state q;
 apb state t nxt state;
                              // Next state
 logic apb state setup;
 logic apb state access;
 logic nxt pwrite;
 logic pwrite q;
 logic [31:0] nxt rdata;
 logic [31:0] rdata q;
 always ff @(posedge pclk or negedge preset n)
  if (~preset n)
   state q <= ST IDLE;
      else
   state q \le nxt state;
 always comb begin
  nxt pwrite = pwrite q;
  nxt rdata = rdata q;
  case (state q)
```

```
ST IDLE:
   if (add i[0]) begin
                       //01 read, 11 write
    nxt state = ST SETUP;
    nxt pwrite = add i[1];
   end else begin
     nxt state = ST IDLE;
   end
  ST SETUP: nxt state = ST ACCESS;
  ST ACCESS:
   if (pready i) begin
     if (~pwrite q)
      nxt rdata = prdata i;
    nxt state = ST IDLE;
   end else
     nxt state = ST ACCESS;
  default: nxt state = ST IDLE;
 endcase
end
assign apb state access = (state q == ST ACCESS);
assign apb state setup = (state q == ST SETUP);
assign psel o = apb state setup | apb state access;
assign penable o = apb state access;
// APB Address
assign paddr o = \{32\{apb \text{ state access}\}\}\ & 32'hA000;
// APB PWRITE control signal
always ff @(posedge pclk or negedge preset n)
 if (~preset n)
  pwrite q \le 1'b0;
     else
  pwrite q <= nxt pwrite;
assign pwrite o = pwrite q;
// APB PWDATA data signal
// ADDER
// Read a value from the slave at address 0xA000
// Increment that value
// Send that value back during the write operation to address 0xA000
```

```
assign pwdata o = \{32\{apb \text{ state access}\}\}\ & (rdata q + 32'h1);
 always ff@(posedge pclk or negedge preset n)
  if (~preset n)
   rdata q \le 32'h0;
      else
   rdata q <= nxt rdata;
Endmodule
APB Slave:
'define CLK @(posedge pclk)
module apb slave tb();
                        pclk;
      logic
      logic
                         preset_n;
                                    // Active low reset
 logic[1:0]
                  add i;
                               // 2'b00 - NOP, 2'b01 - READ, 2'b11 -
WRITE
      logic
                         psel o;
                        penable_o;
      logic
      logic [31:0] paddr o;
                        pwrite o;
      logic
      logic [31:0] pwdata o;
      logic [31:0] prdata i;
      logic
                         pready i;
 // Implement clock
 always begin
  pclk = 1'b0;
  #5;
  pclk = 1'b1;
  #5;
 end
 // Instantiate the RTL
 apb add master APB MASTER (.*);
```

```
// Drive stimulus
initial begin
 preset n = 1'b0;
 add i = 2'b00;
 repeat (2) 'CLK;
 preset n = 1'b1;
 repeat (2) 'CLK;
 // Initiate a read transaction
 add i = 2'b01;
 `CLK;
 add i = 2'b00;
 repeat (4) 'CLK;
 // Initiate a write transaction
 add i = 2'b11;
 `CLK;
 add i = 2'b00;
 repeat (4) 'CLK;
 $finish();
end
// APB Slave
always ff @(posedge pclk or negedge preset n) begin
 if (\simpreset n)
  pready i \le 1'b0;
 else begin
 if (psel o && penable o) begin
  pready i \le 1'b1;
  prdata i \le \$urandom\%32'h20;
 end else begin
  pready i \le 1'b0;
  prdata i <= $urandom\%32'hFF;
 end
 end
end
// VCD Dump
initial begin
 $dumpfile("dump.vcd");
 $dumpvars(1);
end
endmodule
```