

Class: BE – 6



Roll. No: 42260

Assignment No.: 5

Assignment Name: CMOS Inverter

Date Of Performance: 18/10/2021

Block Diagram:




Truth-Table:


INPUTS (s)	OUTPUT (s)
A	\overline{A}

Layout:

Asymmetric




Symmetric




Waveforms:

a) V_{in} , V_{out}

Asymmetric




Symmetric




b) V_{out} , I_{out}

Asymmetric



Symmetric




Performance Analysis:

$P_{dynamic}$	40.076uW
f_{max}	2.5GHz


Assignment Name: NAND GATE

Date Of Performance: 8/11/2021


Block Diagram:



Truth-Table:


<div>Symbol</div> <div><p>2-input NAND Gate</p></div>	Truth Table		
	A	B	Q
	0	0	1
	0	1	1
	1	0	1
	1	1	0
Boolean Expression $Q = A \text{ NAND } B$			

Layout:




Waveforms:

a) Vin , Vout



b) Vout , Iout



Performance Analysis:


Pdynamic	1.795uW
Fmax	0.63GHz

Assignment Name: NOR GATE


Date Of Performance: 8/11/2021

Block Diagram:


CMOS NOR Gate



Truth-Table:


Symbol	Truth Table		
	A	B	Q
	0	0	1
	0	1	0
	1	0	0
	1	1	0
 2-Input NOR Gate			
Boolean Expression $Q = A \text{ NOR } B$			

Layout:




Waveforms:

a) V_{in} , V_{out}



b) V_{out} , I_{out}




Performance Analysis:

Pdynamic	5.866uW
fmax	2.5GHz

Assignment Name: HALF ADDER

Date Of Performance: 8/11/2021


Block Diagram:



Truth-Table:


Input		Output	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Layout:




Waveforms:

a) V_{in} , V_{out}



b) V_{out} , I_{out}



Performance Analysis:

Pdynamic	23.177uW
fmax	0.63GHz

Conclusions:

Thus, we have:

- 1) Drawn the LAYOUT for CMOS Inverter, NAND GATE, NOR GATE AND HALF ADDER using 90 nm & 120 nm Foundry.
- 2) Simulated the LAYOUT to observe waveforms & verified its functionality as per TRUTH-TABLE.
- 3) Noted the values of Pdynamic for floating Load.
- 4) Appreciated the validity of the mathematical model : $P_{dynamic} = CL * (V_{dd})^2 * f_{clk}$ by Doubling & Halving the values of CL & fclk
- 5) Found a reduction in Pdynamic by using a better Foundry i.e. 90 nm instead of 120 nm
- 6) Learnt that the presence of spikes in O / P waveform at Switching instants indicate the inability of the MOSFETs to switch at GHz frequencies.
- 7) Learnt that the using a better Foundry enables the MOSFETs the inability of the MOSFETs to switch at Higher GHz frequencies ,as proved by the removal of Spikes at the O/P.