Multi-Play Multi-Armed Bandit Algorithms for Wideband Sensing: K+-SSLE


Introduction

In this lab, we will use Vivado High Level Synthesis (HLS), Vivado IPI and Software Development Kit (SDK) to create a peripheral capable of executing the K+-SSLE algorithm using ARM Cortex-A9 processor system on ZYNQ. We will use ZC706 to verify the design in hardware using the JTAG to configure the FPGA.

GitHub Link: Sai-Santosh-99/MPMAB-HW/K+SSLE

Note: The arm-learning algorithm is now K+-SSLE algorithm.

General Flow



Algorithm Description

The fundamental steps of the K+-SSLE algorithm for a setting with number of arms, N=4 and minimum subset size, K=2, along with hardware-software partitioning are discussed below:

Step 1: Toggle between selecting the subsets consisting arms $\{1, 2\}$ and $\{3, 4\}$ for the first N/K = 2 time slots. Else, select the top β arms from the sorted array of arm indices as determined in step V and step VI. This is done inside the processor as the whole environment for the MPMAB problem is modelled inside the processor.

Step 2: Play the selected subset and determine whether the number of 'occupied arms' inside the subset is more than K = 2. This is also done inside the processor.


Step 3: If the number of 'occupied arms' inside the subset is more than K = 2, then add a reward of 0 to the X values of all arm. Else, the appropriate reward is added to the X values of the selected arms. The T values of the selected arms are incremented by 1 irrespective of the condition outcome of the previous step. This is also done inside the processor.

Step 4: Calculate the learned probabilities (X/T) and the Q-function values for all arms in the MPMAB setting. This is done inside the FPGA as it is swift at complex arithmetic calculations.


Step 5: Sort the indices of the arms in descending order according to their Q-function values. This is done inside the FPGA to limit the data transmission overhead between the FPGA and Processor as the Q-function values are calculated inside the FPGA.

Step 6: Determine β by performing appropriate arithmetic calculations using the learned probabilities and then, repeat Step 1.

System Block Design



Design



Procedure

This lab is separated into steps that consist of general overview statements that provide information on the detailed instructions that follow. Follow these detailed instructions to progress through the lab.

Generating the IP for calculating the Q-function (marked as F) Step 1

- **1-1.** Create a new project in Vivado HLS.
- **1-2.** Select ZC706 as the board and set clock period as 20 ns.
- **1-3.** Add CPP files for the top design and a testbench (given on GitHub). For example, top.cpp and testbench.cpp.
- 1-4. In the top file, write the C code to initialize and update the variables X, T and N of the machine as per the inform signal received from the lite_to_stream IP via AXI stream protocol. Then calculate the learned probability (X/T) and the Q value (quality-factor) of the machine according to the UCB (Upper Confidence Bound) formula and pass the calculated learned probability and Q-value to the sort IP via AXI stream protocol.
- **1-5.** Write the testbench.
- **1-6.** Perform HLS C simulation > HLS C synthesis > C/RTL co-simulation and finally, export the RTL.

Generating the IP for sorting the Q-functions (marked as G) Step 2

- **2-1.** Create a new project in Vivado HLS.
- **2-2.** Select ZC706 as the board and set clock period as 20 ns.
- **2-3.** Add CPP files for the top design and a testbench (given on GitHub). For example, top.cpp and testbench.cpp.
- 2-4. In the top file, write the C code to sort (in descending order) the indices of the 4 arms with respect to the 4 Q-values received from the 4 machine IPs via AXI stream protocol. Then calculate β by performing some arithmetic calculations using the 4 learned probabilities received from the 4 machine IPs via AXI stream protocol. Then, pass the sorted arm indices and the calculated β value to the processor via AXI lite protocol.
- **2-5.** Write the testbench.
- **2-6.** Perform HLS C simulation > HLS C synthesis > C/RTL co-simulation and finally, export the RTL.

Generating the IP for Lite-to-Stream conversion (marked as E) Step 3

- **3-1.** Create a new project in Vivado HLS.
- **3-2.** Select ZC706 as the board and set clock period as 20 ns.
- **3-3.** Add CPP files for the top design and a testbench (given on GitHub). For example, top.cpp and testbench.cpp.

- **3-4.** In the top file, write the C code to receive the 9-bit inform signal from the processor via AXI lite protocol and pass 4 different 3-bit inform signals to the 4 machine IPs via AXI stream protocol.
- **3-5.** Write the testbench.
- **3-6.** Perform HLS C simulation > HLS C synthesis > C/RTL co-simulation and finally, export the RTL.

Draw the system block design

Step 4

- **4-1.** Create a new project in Vivado HLS.
- **4-2.** Go to Settings > IP > Repository. Then, add the three generated HLS IPs to the project repository.
- **4-3.** Click on Create Block Design. Give any suitable name to the block design.
- **4-4.** Click on Add IP or press CTRL+I to add each IP to the block design.
- **4-5.** Add the ZYNQ7 Processing System (marked as A). Click on the Run Block Automation button.
- **4-6.** Add the lite_to_stream IP (marked as E). Click on Run connection automation pop-up.
- **4-7.** After this, the AXI Interconnect (marked as C) and the Processor System Reset (marked as B) will get created automatically.
- **4-8.** Add 4 instances of the machine IP (marked as F). Then, click on the Run Connection Automation button.
- **4-9.** Add the sort IP (marked as G). Click on Run connection automation pop-up.
- **4-10.** Add the Constant IP (marked as D). It always gives a constant 1-bit value of 1.
- **4-11.** Connect this constant 1 value to the ap_start port under the ap_ctrl drop-down of all the HLS IPs.
- **4-12.** Make all other appropriate connection. Then, click on Validate Design > Save Block Design.

Generating the bitstream

Step 5

- **5-1.** Right-click on the block design name present under the Sources tab and click on Create HDL Wrapper. Then select Let Vivado manage wrapper and auto-update.
- **5-2.** Again right-click on the block design name present under the Sources tab and click on Generate Output Products.
- **5-3.** Click on Generate Bitstream.

- **6-1.** Go to File > Export > Export Hardware.
- **6-2.** Check the Include Bitstream tab and click OK.
- **6-3.** Click on File > Launch SDK.
- **6-4.** In the SDK window, click on File > New > Application Project.
- **6-5.** Click on Next > Hello World Application > Finish.
- **6-6.** Write the code to run the algorithm (given on GitHub).

Enabling the NEON co-processing unit (optional)

Step 7

- **7-1.** Right-click on the name of the project under the Project Explorer tab.
- **7-2.** Go to C/C++ Build Settings > Optimization > Set Optimization Level as Optimize most (-O3).

Running the baremetal application

Step 8

- **8-1.** Click on Program FPGA.
- 8-2. Open any terminal (say Tera Term). Select Serial and click OK.
- **8-3.** Go to Setup > Serial port > Select Baud Rate as 115200 and then, click OK.
- **8-4.** Click on Run As > Launch on Hardware (GDB).
- **8-5.** The results of execution of the algorithm will be printed on the terminal, as shown below:

Figure: Tera Term snapshot of the output of the baremetal application.