Assignment 10

Perisetti Sai Ram Mohan Rao January 6, 2021

1 Question 1

The state diagram of Finite State Machine (FSM) desgined to detect an overlapping sequence of three bits as shown in figure. The FSM has an input 'In' and an output 'Out'. The intial state of FSM is S_0 .




Figure 1:

If the input sequence is 10101101001101, starting with leftmost bit, then how many number of times 'Out' will be 1 is _____

2 Solution

We are requried to find output sequence of Finite State Machine(FSM) and number 1's in output sequence.




Figure 2:

If the CLK is not applied, there will be no differnce between input sequence and the output sequence.

The mechanism that should take place in Finite state machine is mentioned in Figure 1.We will take few parts of figure in question.




Figure 3:




Figure 4:

In the finite machine we are required to find the output in current state

for corresponding input . We have to see Input value at current state to get the Output. For example if we are at current state S_0 with input=1 then Output =0 and state changes to S_1 .

We are now looking at another example. If the current state of FSM is S_2 with input=0 then it gives output=0 and state changes to S_0 .

Output sequence of corresponding current state of given input sequence is 00101001000001 that is repesented in Table 1 Current state, Input and output.

Current State	S_0	S_1	S_2	S_3	S_2	S_3	S_1	S_2	S_3	S_2	S_0	S_1	S_1	S_2
Input	1	0	1	0	1	1	0	1	0	0	1	1	0	1
Output	0	0	1	0	1	0	0	1	0	0	0	0	0	1

Table 1: Table for States, Input and Output of finite state machine

The Output sequence of FSM is 00101001000001 from Table 1. Then number of times 'Out' will be 1 is 4

Answer = 4