




# Synchronous FIFO

Digital Verification Using SV and UVM



## Table of Contents: -

<b>Introduction</b>		Page 3,4,5
<ul style="list-style-type: none"><li>• Definition of FIFO</li><li>• Functionality of FIFO</li></ul>		
<b>Applications of FIFO</b>		Page 6
<b>Verification Plan and Diagram</b>		Page 7
<b>HDL (System Verilog) Verification Content</b>		Page (8□21)
<ul style="list-style-type: none"><li>• FIFO interface</li><li>• FIFO design module</li><li>• FIFO verification modules</li><li>• FIFO verification packages</li><li>• FIFO do file</li></ul>		
<b>Code Coverage</b>		Page 22,23
<ul style="list-style-type: none"><li>• Branch coverage</li><li>• Statement coverage</li><li>• Toggle coverage</li></ul>		
<b>Functional Coverage</b>		Page 24
<ul style="list-style-type: none"><li>• Cross Coverage</li></ul>		
<b>Questa Sim Snippets</b>		Page 25,26,27,28
<ul style="list-style-type: none"><li>• Reading Test case</li><li>• Writing Test case</li><li>• Snippet to all iterations</li><li>• Assertions</li><li>• Cover directives</li><li>• Transcript Error count and Correct count</li></ul>		

# Introduction:

**FIFO Definition:** A FIFO (First-In, First-Out) is a type of data structure or queue used in digital systems, memory management, and communication protocols. It operates on the principle that the first data element to be inserted is the first one to be retrieved, like how a queue in real life works.

## **FIFO Functionality:**

### **1. Basic Operations in FIFO:**

A FIFO structure typically supports two main operations:

- **Enqueue (Write):** This operation adds data to the FIFO. The new data is placed at the **end (tail)** of the queue.
- **Dequeue (Read):** This operation removes data from the FIFO. The oldest data, i.e., the data at the **front (head)** of the queue, is the one to be retrieved and removed.

### **2. Pointers (Head and Tail):**

- **Head Pointer:** Tracks the position of the next data to be read or dequeued.
- **Tail Pointer:** Tracks the position where new data will be written or enqueued.

The FIFO functionality uses these pointers to manage data flow efficiently.

### **3. Empty and Full Conditions:**

- **Empty Condition:** The FIFO is considered empty when there is no data to be read, i.e., the **head pointer** equals the **tail pointer** (there's no data in the buffer).
- **Full Condition:** The FIFO is full when no additional data can be written, i.e., the **tail pointer** has wrapped around and caught up to the **head pointer**, depending on the specific design (circular buffer concept).

### **4. Clock and Timing (for Synchronous FIFO):**

In synchronous FIFOs, both reading (dequeue) and writing (enqueue) are governed by the same clock. The operations are typically triggered on the clock edge (rising or falling edge). Timing plays a crucial role in determining when data can be written or read from the FIFO.

### **5. FIFO Buffer Size:**

The **size of the FIFO** determines how much data it can hold. When a FIFO is full, any attempt to add more data will either be blocked (in hardware FIFO) or may overwrite old data (depending on how the system is configured). In many designs, a status flag (e.g., "full" or "empty") is used to indicate whether the FIFO can accept new data or has data ready for reading.

### **6. Data Flow Control:**

- **Flow Control:** In communication systems, a FIFO can help regulate data flow between devices operating at different speeds (e.g., between a faster producer and a slower consumer).
- **Backpressure:** When the FIFO is full, it can signal the producer to stop or slow down data production.

## 7. FIFO in a Circular Buffer:

In many designs, FIFO operates as a **circular buffer**, where the tail pointer wraps around to the start of the buffer when it reaches the end. This allows for efficient memory utilization without shifting data.

## 8. FIFO Flags and Status Indicators:

- **Empty Flag:** Indicates that no data is available to be read.
- **Full Flag:** Indicates that no more data can be written until some is read out.
- **Almost Full/Accomplished Empty Flags:** Some FIFOs have these to give early warning before the full or empty conditions occur, allowing for better flow control.




Figure 1 FIFO With depth of 8 words

# **Applications of FIFO: -**

## **1. Clock Domain Crossing (CDC):**

FIFOs are essential in systems where different clock domains exist, such as in multi-clock FPGAs or SoCs. They provide a way to transfer data across these domains safely without risking data corruption.

## **2. Data Buffering in Communication Protocols:**

FIFO buffers are used extensively in communication protocols like UART, SPI, and Ethernet, where they help smooth data transmission and reception across devices.

## **3. Audio/Video Streaming:**

In audio or video streaming, where real-time data flow is critical, FIFOs are used to handle continuous data streams, ensuring that data is processed sequentially, and no frames are skipped.

## **4. Processors and Microcontrollers:**

Processors use FIFOs in their instruction pipelines and memory management units to handle instructions and data efficiently, allowing for smooth multitasking and efficient use of system resources.


## **5. Networking:**

In routers and switches, FIFOs help manage packet flows, ensuring that network packets are transmitted in the correct order and preventing packet loss in congested networks. 6. Image Processing: FIFOs are useful in image processing applications, where large sets of pixel data need to be buffered and processed sequentially to ensure accurate rendering.

# Verification Plan: -

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	Testing the Active low Async reset, when it's active outputs must be low while constraining reset signal to be inactive most of the time	Directed testing at the start of the simulation		Assertion in the design to check that the outputs are low
FIFO_2	Testing that Overflow flag is high if write enable is high and FIFO is full	Randomized testing throughout the simulation	bins for cross coverage between wr_en and overflow	Assertion in the design to check that Overflow is high
FIFO_3	Testing that Underflow flag is high if read enable is high and FIFO is empty	Randomized testing throughout the simulation	bins for cross coverage between rd_en and underflow	Assertion in the design to check that Underflow is high
FIFO_4	Testing that write acknowledge is high if write operation is done (Write_enable is high and FIFO is not full)	Randomized testing throughout the simulation	bins for cross coverage between wr_en and wr_ack	Assertion in the design to check that Wr_ack is high
FIFO_5	Testing that full flag is high when count equal to FIFO_DEPTH	Randomized testing throughout the simulation	bins for cross coverage between wr_en, rd_en and Full	Assertion in the design to check that full is high
FIFO_6	Testing that Empty flag is high when count equal to zero	Randomized testing throughout the simulation	bins for cross coverage between wr_en, rd_en and Empty	Assertion in the design to check that empty is high
FIFO_7	Testing that almostfull flag is high when count equal to FIFO_DEPTH-1	Randomized testing throughout the simulation	bins for cross coverage between wr_en, rd_en & almostfull	Assertion in the design to check that almostfull is high
FIFO_8	Testing that almostempty flag is high when count equal to one	Randomized testing throughout the simulation	bins for cross coverage between wr_en, rd_en & almostempty	Assertion in the design to check that almostempty is high

# Verification Diagram: -



## HDL (System Verilog) Verification Content: -

**Design Module:** Design bugs are Explained and Fixed in Comments

```
D: > new hard > Sessions Digital verification > Sync FIFO project UVM > FIFO.sv
 1 module FIFO(FIFO_if.DUT FIFOif);
 2 parameter FIFO_WIDTH = 16;
 3 parameter FIFO_DEPTH = 8;
 4
 5 logic [FIFO_WIDTH-1:0] data_in,data_out;
 6 logic clk, rst_n, wr_en, rd_en,wr_ack, overflow,full, empty, almostfull, almostempty, underflow;
 7
 8 assign clk = FIFOif.clk;
 9 assign rst_n = FIFOif.rst_n;
10 assign data_in = FIFOif.data_in;
11 assign wr_en = FIFOif.wr_en;
12 assign rd_en = FIFOif.rd_en;
13 assign FIFOif.data_out=data_out;
14 assign FIFOif.wr_ack=wr_ack;
15 assign FIFOif.overflow=overflow;
16 assign FIFOif.full=full;
17 assign FIFOif.empty=empty;
18 assign FIFOif.almostfull=almostfull;
19 assign FIFOif.almostempty=almostempty;
20 assign FIFOif.underflow=underflow;
21
22 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
23
24 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
25
26 initial $readmemb("FIFO_init.dat", mem); //Initializing the FIFO to be empty
27
28 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
29 reg [max_fifo_addr:0] count;
30
31 always @ (posedge clk or negedge rst_n) begin
32   if (!rst_n) begin
33     wr_ptr <= 0; //Resetting the Underflow
34     underflow <= 0; //Resetting the Overflow
35     overflow <= 0;
36     wr_ack <= 0;
37   end
38   else if (wr_en && count < FIFO_DEPTH) begin
39     mem[wr_ptr] <= data_in;
40     wr_ack <= 1;
41     wr_ptr <= wr_ptr + 1;
42     overflow <= 0; //Adding condition that if writing then overflow is zero
43   end
44   else begin
45     wr_ack <= 0;
46     if (full & wr_en)
47       overflow <= 1;
48     else
49       overflow <= 0;
50   end
51 end
52 end
```

```

53  always @(posedge clk or negedge rst_n) begin
54      if (!rst_n) begin
55          rd_ptr <= 0;
56      end
57      else if (rd_en && count != 0) begin
58          data_out <= mem[rd_ptr];
59          rd_ptr <= rd_ptr + 1;
60          underflow <= 0;
61          //Adding condition that if reading then Underflow is zero
62      end
63      else begin
64          if (empty & rd_en)
65              underflow <= 1;
66          else
67              underflow <= 0;
68      end
69  end
70
71  always @(posedge clk or negedge rst_n) begin
72      if (!rst_n) begin
73          count <= 0;
74      end
75      else begin
76          if ( ({wr_en, rd_en} == 2'b10) && !full)
77              count <= count + 1;
78          else if ( ({wr_en, rd_en} == 2'b01) && !empty)
79              count <= count - 1;
80          else if ( ({wr_en, rd_en} == 2'b11) && full)
81              count <= count - 1;
82          else if ( ({wr_en, rd_en} == 2'b11) && empty)
83              count <= count + 1;
84      end
85  end
86
87  assign full = (count == FIFO_DEPTH)? 1 : 0;
88  assign empty = (count == 0)? 1 : 0;
89  assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;           //AlmostFull is when count equal to FIFO_DEPTH-1 Not FIFO_DEPTH-2 as count is incremented on ptr by 1
90  assign almostempty = (count == 1)? 1 : 0;
91
92 endmodule

```

## Top Module:

```

D: > new hard > Sessions Digital verification > Sync FIFO project UVM > FIFO_top.sv
  1 import FIFO_test_pkg::*;
  2 import FIFO_env_pkg::*;
  3 import uvm_pkg::*;
  4 `include "uvm_macros.svh"
  5 module FIFO_top();
  6     logic clk;
  7     initial begin
  8         clk=0;
  9         forever begin
10             #1 clk=~clk;
11         end
12     end
13     FIFO_if FIFOif(clk);
14     FIFO FIFO_DUT(FIFOif);
15     bind FIFO FIFO_assertions FIFO_assertions_inst(FIFOif);
16
17     initial begin
18         uvm_config_db#(virtual FIFO_if)::set(null,"uvm_test_top","FIFO_IF",FIFOif);
19         run_test("FIFO_test");
20     end
21 endmodule

```

## Interface:

```
D: > new hard > Sessions Digital verification > Sync FIFO project UVM > FIFO_if.sv
 1  interface FIFO_if(clk);
 2    input bit clk;
 3
 4    parameter FIFO_WIDTH = 16;
 5    parameter FIFO_DEPTH = 8;
 6
 7    logic [FIFO_WIDTH-1:0] data_in;
 8    logic rst_n, wr_en, rd_en;
 9    logic [FIFO_WIDTH-1:0] data_out;
10    logic wr_ack, overflow;
11    logic full, empty, almostfull, almostempty, underflow;
12
13  modport DUT (
14    input data_in,clk, rst_n, wr_en, rd_en,
15    output data_out,wr_ack, overflow,full, empty, almostfull, almostempty, underflow
16  );
17
18 endinterface
```

## Test Package:

```
D: > new hard > Sessions Digital verification > Sync FIFO project UVM > FIFO_test.sv
 1  package FIFO_test_pkg;
 2  import FIFO_env_pkg::*;
 3  import FIFO_config_pkg::*;
 4  import FIFO_sequence_pkg::*;
 5  import uvm_pkg::*;
 6  `include "uvm_macros.svh"
 7  class FIFO_test extends uvm_test;
 8
 9    `uvm_component_utils(FIFO_test)
10
11    virtual FIFO_if FIFO_test_vif;
12    FIFO_env env;
13    FIFO_config FIFO_config_obj_test;
14    FIFO_sequence FIFO_test_seq;
15
16    function new(string name = "FIFO_test",uvm_component parent = null);
17      super.new(name,parent);
18    endfunction
19
20    function void build_phase(uvm_phase phase);
21      super.build_phase(phase);
22      FIFO_config_obj_test = FIFO_config::type_id::create("FIFO_config_obj_test");
23      env = FIFO_env::type_id::create("env",this);
24      FIFO_test_seq = FIFO_sequence::type_id::create("FIFO_test_seq",this);
25
26      if(!uvm_config_db #(virtual FIFO_if)::get(this,"","FIFO_IF",FIFO_config_obj_test.FIFO_config_vif))
27        `uvm_fatal("build_phase","Test - Unable to get the virtual interface of the FIFO from the uvm_config_db");
28      uvm_config_db #(FIFO_config)::set(this,"*","CFG",FIFO_config_obj_test);
29    endfunction
30
```

```

31     task run_phase(uvm_phase phase);
32         super.run_phase(phase);
33         phase.raise_objection(this);
34         `uvm_info("run_phase","Stimulus Generation Started",UVM_LOW)
35         FIFO_test_seq.start(env.agent_env.sequencer_agent);
36         `uvm_info("run_phase","Stimulus Generation Ended",UVM_LOW)
37         phase.drop_objection(this);
38     endtask: run_phase
39
40 endclass: FIFO_test
41 endpackage

```

## Environment Package:

```

D: > new hard > Sessions Digital verification > Sync FIFO project UVM > FIFO_env.sv
1 package FIFO_env_pkg;
2 import FIFO_agent_pkg::*;
3 import FIFO_coverage_pkg::*;
4 import FIFO_scoreboard_pkg::*;
5 import uvm_pkg::*;
6 `include "uvm_macros.svh"
7 class FIFO_env extends uvm_env;
8 `uvm_component_utils(FIFO_env)
9
10 FIFO_agent agent_env;
11 FIFO_coverage coverage_env;
12 FIFO_scoreboard scoreboard_env;
13
14 function new(string name= "FIFO_env",uvm_component parent =null);
15     super.new(name,parent);
16 endfunction
17
18 function void build_phase(uvm_phase phase);
19     super.build_phase(phase);
20     agent_env = FIFO_agent::type_id::create("agent_env",this);
21     coverage_env = FIFO_coverage::type_id::create("coverage_env",this);
22     scoreboard_env = FIFO_scoreboard::type_id::create("scoreboard_env",this);
23 endfunction: build_phase
24
25
26 function void connect_phase(uvm_phase phase);
27     super.connect_phase(phase);
28     agent_env.agent_ap.connect(coverage_env.cov_export);
29     agent_env.agent_ap.connect(scoreboard_env.sb_export);
30 endfunction
31
32 endclass
33 endpackage

```

## Agent Package:

```
D: > new hard > Sessions Digital verification > Sync FIFO project UVM > FIFO_agent_pkg.sv
 1 package FIFO_agent_pkg;
 2 import FIFO_sequenceitem_pkg::*;
 3 import FIFO_sequencer_pkg::*;
 4 import FIFO_driver_pkg::*;
 5 import FIFO_monitor_pkg::*;
 6 import FIFO_config_pkg::*;
 7 import uvm_pkg::*;
 8 `include "uvm_macros.svh"
 9
10 class FIFO_agent extends uvm_agent;
11   `uvm_component_utils(FIFO_agent);
12
13   FIFO_config config_agent;
14   FIFO_sequencer sequencer_agent;
15   FIFO_driver driver_agent;
16   FIFO_monitor monitor_agent;
17
18   uvm_analysis_port #(MySequenceItem) agent_ap;
19
20   function new(string name = "FIFO_agent",uvm_component parent = null);
21     super.new(name,parent);
22   endfunction
23
24   function void build_phase(uvm_phase phase);
25     super.build_phase(phase);
26     if(!uvm_config_db #(FIFO_config)::get(this,"","CFG",config_agent))
27       `uvm_fatal("build_phase","Unable to get configuration object");
28
29     sequencer_agent=FIFO_sequencer::type_id::create("sequencer_agent",this);
30     driver_agent=FIFO_driver::type_id::create("driver_agent",this);
31     monitor_agent=FIFO_monitor::type_id::create("monitor_agent",this);
32     agent_ap= new("agent_ap",this);
33   endfunction
34
35   function void connect_phase(uvm_phase phase);
36     driver_agent.FIFO_driver_vif = config_agent.FIFO_config_vif;
37     monitor_agent.FIFO_monitor_vif = config_agent.FIFO_config_vif;
38     driver_agent.seq_item_port.connect(sequencer_agent.seq_item_export);
39     monitor_agent.monitor_ap.connect(agent_ap);
40   endfunction
41 endclass
42 endpackage
```

## Driver Package:

```
D: > new hard > Sessions Digital verification > Sync FIFO project UVM > FIFO_driver.sv
 1 package FIFO_driver_pkg;
 2 import FIFO_config_pkg::*;
 3 import FIFO_sequenceitem_pkg::*;
 4 import uvm_pkg::*;
 5 `include "uvm_macros.svh"
 6
 7 class FIFO_driver extends uvm_driver #(MySequenceItem);
 8
 9   `uvm_component_utils(FIFO_driver)
10
11   virtual FIFO_if FIFO_driver_vif;
12   FIFO_config FIFO_config_obj_driver;
13   MySequenceItem item_driver;
14
15   function new(string name = "FIFO_driver", uvm_component parent= null);
16     super.new(name,parent);
17   endfunction
18
19   task run_phase(uvm_phase phase);
20     super.run_phase(phase);
21
22     forever begin
23       item_driver = MySequenceItem::type_id::create("item_driver");
24       seq_item_port.get_next_item(item_driver);
25
26       FIFO_driver_vif.rst_n=item_driver.rst_n;
27       FIFO_driver_vif.wr_en=item_driver.wr_en;
28       FIFO_driver_vif.rd_en=item_driver.rd_en;
29       FIFO_driver_vif.data_in=item_driver.data_in;
30
31       @(negedge FIFO_driver_vif.clk);
32       seq_item_port.item_done();
33       `uvm_info("run_phase",item_driver.convert2string_stimulus(),UVM_HIGH);
34     end
35   endtask
36 endclass
37 endpackage
```

## Sequencer Package:

```
D: > new hard > Sessions Digital verification > Sync FIFO project UVM > FIFO_sequencer_pkg.sv
 1 package FIFO_sequencer_pkg;
 2
 3   import FIFO_sequenceitem_pkg::*;
 4   import uvm_pkg::*;
 5   `include "uvm_macros.svh"
 6
 7   class FIFO_sequencer extends uvm_sequencer #(MySequenceItem);
 8
 9   `uvm_component_utils(FIFO_sequencer);
10
11   function new(string name = "FIFO_sequencer",uvm_component parent =null);
12     super.new(name, parent);
13   endfunction
14
15 endclass
16 endpackage
```

## Monitor Module:

```
D: > new hard > Sessions Digital verification > Sync FIFO project UVM > FIFO_monitor_pkg.sv
 1 package FIFO_monitor_pkg;
 2
 3 import FIFO_sequenceitem_pkg::*;
 4 import uvm_pkg::*;
 5 `include "uvm_macros.svh"
 6
 7 class FIFO_monitor extends uvm_monitor;
 8
 9     `uvm_component_utils(FIFO_monitor);
10    virtual FIFO_if FIFO_monitor_vif;
11    MySequenceItem item_monitor;
12    uvm_analysis_port #(MySequenceItem) monitor_ap;
13
14    function new(string name = "FIFO_monitor", uvm_component parent = null);
15        super.new(name , parent);
16    endfunction //new()
17
18    function void build_phase(uvm_phase phase);
19        super.build_phase(phase);
20        monitor_ap = new("monitor_ap",this);
21    endfunction
22
23    task run_phase(uvm_phase phase);
24        super.run_phase(phase);
25        forever begin
26            item_monitor = MySequenceItem::type_id::create("item_monitor");
27            @(negedge FIFO_monitor_vif.clk);
28            item_monitor.rst_n=FIFO_monitor_vif.rst_n;
29            item_monitor.wr_en=FIFO_monitor_vif.wr_en;
30            item_monitor.rd_en=FIFO_monitor_vif.rd_en;
31            item_monitor.data_in=FIFO_monitor_vif.data_in;
32            item_monitor.data_out=FIFO_monitor_vif.data_out;
33            item_monitor.wr_ack=FIFO_monitor_vif.wr_ack;
34            item_monitor.overflow=FIFO_monitor_vif.overflow;
35            item_monitor.underflow=FIFO_monitor_vif.underflow;
36            item_monitor.full=FIFO_monitor_vif.full;
37            item_monitor.empty=FIFO_monitor_vif.empty;
38            item_monitor.almostfull=FIFO_monitor_vif.almostfull;
39            item_monitor.almostempty=FIFO_monitor_vif.almostempty;
40
41            monitor_ap.write(item_monitor);
42            `uvm_info("run_phase",item_monitor.convert2string(),UVM_HIGH)
43        end
44    endtask
45 endclass //FIFO_monitor extends superClass
46 endpackage
```

## Sequence item Package:

```
D: > new hard > Sessions Digital verification > Sync FIFO project UVM > FIFO_sequenceitem_pkg.sv
 1 package FIFO_sequenceitem_pkg;
 2 import uvm_pkg::*;
 3 `include "uvm_macros.svh"
 4
 5 class MySequenceItem extends uvm_sequence_item;
 6 `uvm_object_utils(MySequenceItem)
 7
 8 //Signals Declarations
 9
10 rand logic rst_n, wr_en, rd_en;
11 rand logic [15:0] data_in;
12
13 logic [15:0] data_out;
14 logic clk,wr_ack, overflow,full, empty, almostfull, almostempty, underflow;
15
16
17
18 //Constructor for the sequence item
19 function new(string name = "MySequenceItem");
20     super.new(name);
21 endfunction
22
23
24 function string convert2string();
25     return $sformatf("rst_n=%0b,wr_en=%0b,rd_en=%0b,data_in=%0b,data_out=%0b,wr_ack=%0b,overflow=%0b,\n
26     underflow=%0b,full=%0b,empty=%0b,almostfull=%0b,almostempty=%0b",
27     rst_n, wr_en, rd_en, data_in, data_out, wr_ack,
28     overflow, underflow, full, empty, almostfull, almostempty);
29 endfunction
30
31 function string convert2string_stimulus();
32     return $sformatf("rst_n=%0b,wr_en=%0b,rd_en=%0b,data_in=%0b",
33     rst_n, wr_en, rd_en, data_in);
34 endfunction
35
36 //constraint blocks
37 constraint reset{rst_n dist {0:=5,1:=95};}
38 constraint write_enable{wr_en dist{0:=(30),1:=(70)};}
39 constraint read_enable{rd_en dist{0:=(70),1:=(30)};}
40
41 endclass
42 endpackage
```

## Sequence Package:

```
D: > new hard > Sessions Digital verification > Sync FIFO project UVM > FIFO_sequence_pkg.sv
 1 package FIFO_sequence_pkg;
 2 import FIFO_sequenceitem_pkg::*;
 3 import uvm_pkg::*;
 4 `include "uvm_macros.svh"
 5
 6 class FIFO_sequence extends uvm_sequence #(MySequenceItem);
 7
 8 `uvm_object_utils(FIFO_sequence);
 9 MySequenceItem item;
10
11 //Constructor for the sequence
12 function new(string name = "MySequence");
13     super.new(name);
14 endfunction
15
16 //Main task for the sequence
17 virtual task body();
18     //Reset initialization
19     item = MySequenceItem::type_id::create("item"); //Create a sequence item
20     start_item(item);
21     item.rst_n=0; item.data_in=0; item.wr_en=0; item.rd_en=0;
22     finish_item(item);
23
24
25 repeat(10000) begin
26     item = MySequenceItem::type_id::create("item"); //Create a sequence item
27     start_item(item);
28     assert (item.randomize());
29     finish_item(item);
30 end
31 endtask
32 endclass
33 endpackage
```

## Configuration object Package:

```
D: > new hard > Sessions Digital verification > Sync FIFO project UVM > FIFO_config.sv
 1 package FIFO_config_pkg;
 2 import uvm_pkg::*;
 3 `include "uvm_macros.svh"
 4
 5 class FIFO_config extends uvm_object;
 6
 7 `uvm_object_utils(FIFO_config)
 8
 9 virtual FIFO_if FIFO_config_vif;
10
11 function new (string name ="FIFO_config");
12     super.new(name);
13 endfunction
14 endclass
15 endpackage
```

## Functional Coverage Package:

```
D: > new hard > Sessions Digital verification > Sync FIFO project UVM > FIFO_coverage_pkg.sv
 1 package FIFO_coverage_pkg;
 2 import FIFO_sequenceitem_pkg::*;
 3 import uvm_pkg::*;
 4 `include "uvm_macros.svh"
 5
 6 class FIFO_coverage extends uvm_component;
 7 `uvm_component_utils(FIFO_coverage);
 8
 9 uvm_analysis_export #(MySequenceItem) cov_export;
10 uvm_tlm_analysis_fifo #(MySequenceItem) cov_fifo;
11 MySequenceItem item_cov;
12
13 //Covergroups
14 covergroup cov_gp ;
15
16   data_out_cp: coverpoint item_cov.data_out {
17     bins data_out_bin = {[0:$]};
18     option.weight=0;
19   }
20
21   wr_rd_data_out: cross item_cov.wr_en,item_cov.rd_en,data_out_cp;
22   wr_rd_wr_ack: cross item_cov.wr_en,item_cov.rd_en,item_cov.wr_ack;
23   wr_rd_overflow: cross item_cov.wr_en,item_cov.rd_en,item_cov.overflow;
24   wr_rd_underflow: cross item_cov.wr_en,item_cov.rd_en,item_cov.underflow;
25   wr_rd_full: cross item_cov.wr_en,item_cov.rd_en,item_cov.full;
26   wr_rd_empty: cross item_cov.wr_en,item_cov.rd_en,item_cov.empty;
27   wr_rd_almostfull: cross item_cov.wr_en,item_cov.rd_en,item_cov.almostfull;
28   wr_rd_almostempty: cross item_cov.wr_en,item_cov.rd_en,item_cov.almostempty;
29   //option.auto_bin_max=0;
30
31 endgroup
32
33 //Defining the new function and the covergroup inside it
34 function new(string name = "FIFO_coverage", uvm_component parent = null);
35   super.new(name,parent);
36   cov_gp=new();
37 endfunction
38
39 function void build_phase(uvm_phase phase);
40   super.build_phase(phase);
41   cov_export = new("cov_export",this);
42   cov_fifo = new("cov_fifo", this);
43 endfunction
44
45 function void connect_phase(uvm_phase phase);
46   super.connect_phase(phase);
47   cov_export.connect(cov_fifo.analysis_export);
48 endfunction
49
50 task run_phase(uvm_phase phase);
51   super.run_phase(phase);
52   forever begin
53     cov_fifo.get(item_cov);
54     cov_gp.sample();
55   end
56 endtask
57 endclass
58 endpackage
```

## Scoreboard Package: (Reference model)

```
D:\> new hard > Sessions Digital verification > Sync FIFO project UVM > FIFO_scoreboard_pkg.sv
 1 package FIFO_scoreboard_pkg;
 2 import FIFO_sequenceitem_pkg::*;
 3 import uvm_pkg::*;
 4 `include "uvm_macros.svh"
 5
 6 class FIFO_scoreboard extends uvm_scoreboard;
 7
 8   `uvm_component_utils(FIFO_scoreboard);
 9   uvm_analysis_export #(MySequenceItem) sb_export;
10   uvm_tlm_analysis_fifo #(MySequenceItem) sb_fifo;
11
12   //Signals declaration
13   MySequenceItem item_scoreboard;
14   logic [15:0] data_out_ref;
15   logic wr_ack_ref, overflow_ref,underflow_ref,full_ref, empty_ref, almostfull_ref, almostempty_ref;
16   int Error_count=0, Correct_count=0, count=0;
17
18   //FIFO queue
19   logic [15:0] FIFO_queue[$];
20
21   function new(string name ="FIFO_scoreboard",uvm_component parent=null);
22     super.new(name,parent);
23   endfunction
24
25   function void build_phase(uvm_phase phase);
26     super.build_phase(phase);
27     sb_export = new("sb_export",this);
28     sb_fifo = new("sb_fifo",this);
29   endfunction
30
31   function void connect_phase(uvm_phase phase);
32     super.connect_phase(phase);
33     sb_export.connect(sb_fifo.analysis_export);
34   endfunction
35
36   task run_phase(uvm_phase phase);
37     super.run_phase(phase);
38     forever begin
39       sb_fifo.get(item_scoreboard);
40       ref_model(item_scoreboard);
41       if((item_scoreboard.data_out!=data_out_ref) || (item_scoreboard.wr_ack!=wr_ack_ref) || (item_scoreboard.overflow!=overflow_ref) ||
42       (item_scoreboard.underflow!=underflow_ref) || (item_scoreboard.full!=full_ref) || (item_scoreboard.empty!=empty_ref) ||
43       (item_scoreboard.almostfull!=almostfull_ref) || (item_scoreboard.almostempty!= almostempty_ref)) begin
44         Error_count++;
45         `uvm_error("run_phase",
46           $sformatf("Comparison failed, Transaction received by DUT: %s while reference outputs: data_out_ref=%0b%0b, wr_ack_ref=%0b%0b,
47           overflow_ref=%0b%0b, underflow_ref=%0b%0b, full_ref=%0b%0b, empty_ref=%0b%0b, almostfull_ref=%0b%0b,
48           item_scoreboard.convert2string(), data_out_ref, wr_ack_ref, overflow_ref, underflow_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref));
49     );
50     end
51     else
52       Correct_count++;
53   end
54 endtask
55
56 task ref_model(MySequenceItem item_check);
57   /////////////////////////////////Reset Signal///////////////////////////////
58   if(!item_check.rst_n) begin
59     FIFO_queue.delete();
60     count=0; wr_ack_ref=0; overflow_ref=0; underflow_ref=0; full_ref=0; empty_ref=1; almostfull_ref=0; almostempty_ref=0;
61   end
62   else begin
63
```

```

64      /////////////////////////Reading and Writing////////////////////////////
65      //write only
66      if(item_check.rd_en && item_check.wr_en && count==0) begin
67          underflow_ref=1;
68          FIFO_queue.push_front(item_check.data_in);
69          wr_ack_ref=1;
70          overflow_ref=0;
71          almostempty_ref=1;
72          almostfull_ref=0;
73          empty_ref=0;
74          full_ref=0;
75
76          count++;
77      end
78      //Read only
79      else if(item_check.rd_en && item_check.wr_en && count==8) begin
80          overflow_ref=1;
81          data_out_ref=FIFO_queue.pop_back();
82          wr_ack_ref=0;
83          underflow_ref=0;
84          almostempty_ref=0;
85          almostfull_ref=1;
86          empty_ref=0;
87          full_ref=0;
88
89          count--;
90      end
91
92      //Write and Read Together
93      else begin
94          if(item_check.wr_en && count < 8) begin
95              FIFO_queue.push_front(item_check.data_in);
96              count++;
97          end
98          if(item_check.rd_en && (count != 0)) begin
99              data_out_ref=FIFO_queue.pop_back();
100             count--;
101         end
102
103         ////////////////////Over and Under flow Signals///////////////////
104         //Overflow signal
105         if(item_check.wr_en && full_ref) overflow_ref=1;
106         else overflow_ref=0;
107         //Underflow signal
108         if(item_check.rd_en && empty_ref) underflow_ref=1;
109         else underflow_ref=0;
110         ////////////////////Write acknowledge Signal///////////////////
111         if((item_check.rd_en && item_check.wr_en && empty_ref)|| (item_check.wr_en && count <= 8 && overflow_ref==0)) wr_ack_ref=1;
112         else wr_ack_ref=0;
113         ////////////////////full and empty Signals///////////////////
114         //Full signal
115         if(count == 8) full_ref=1;
116         else full_ref =0;
117         //Empty signal
118         if(count == 0) empty_ref=1;
119         else empty_ref=0;
120         ////////////////////Almost empty and full Signals/////////////////
121         //Almost empty signal
122         if(count == 1) almostempty_ref=1;
123         else almostempty_ref=0;
124         //Almost full signal
125         if(count==(7)) almostfull_ref=1;
126         else almostfull_ref=0;
127
128     end
129 end
130 endtask
131
132 function void report_phase(uvm_phase phase);
133     super.report_phase(phase);
134     `uvm_info("report_phase",$sformatf("Total successful transactions: %0d",Correct_count),UVM_MEDIUM);
135     `uvm_info("report_phase",$sformatf("Total failed transactions: %0d",Error_count),UVM_MEDIUM);
136 endfunction
137 endclass
138 endpackage

```

## Assertions Module:

```
D:\> new hard > Sessions Digital verification > Sync FIFO project UVM > FIFO_assertions.sv
 1  module FIFO_assertions(FIFO_if.DUT FIFOif);
 2
 3  ///////////////////////////////// Assertions /////////////////////////////////
 4  property reset_p;
 5    @(posedge FIFOif.clk)
 6    !FIFOif.rst_n |-> (FIFO_DUT.count==0 && !FIFOif.overflow && !FIFOif.underflow && !FIFOif.full && FIFOif.empty && !FIFOif.almostfull && !FIFOif.almostempty && !FIFOif.wr_ack);
 7  endproperty
 8
 9  property overflow_p;
10   @(posedge FIFOif.clk)
11   disable iff (!FIFOif.rst_n) (FIFOif.wr_en && FIFO_DUT.count==8) |=> (FIFOif.overflow && !FIFOif.wr_ack);
12 endproperty
13
14 property underflow_p;
15   @(posedge FIFOif.clk)
16   disable iff (!FIFOif.rst_n) (FIFOif.rd_en && FIFO_DUT.count==0) |=> (FIFOif.underflow);
17 endproperty
18
19 property wr_ack_p;
20   @(posedge FIFOif.clk)
21   disable iff (!FIFOif.rst_n) (FIFO_DUT.count!=8 && FIFOif.wr_en) |-> FIFOif.wr_ack;
22 endproperty
23
24 property full_p;
25   @(posedge FIFOif.clk)
26   disable iff (!FIFOif.rst_n) (FIFO_DUT.count==8) |-> FIFOif.full;
27 endproperty
28
29 property empty_p;
30   @(posedge FIFOif.clk)
31   disable iff (!FIFOif.rst_n) (FIFO_DUT.count==0) |-> FIFOif.empty;
32 endproperty
33
34 property almostfull_p;
35   @(posedge FIFOif.clk)
36   disable iff (!FIFOif.rst_n) (FIFO_DUT.count==7) |-> FIFOif.almostfull;
37 endproperty
38
39 property almostempty_p;
40   @(posedge FIFOif.clk)
41   disable iff (!FIFOif.rst_n) (FIFO_DUT.count==1) |-> FIFOif.almostempty;
42 endproperty
43
44 reset_assertion: assert property(reset_p);
45 overflow_assertion: assert property(overflow_p);
46 underflow_assertion: assert property(underflow_p);
47 wr_ack_assertion: assert property(wr_ack_p);
48 full_assertion: assert property(full_p);
49 empty_assertion: assert property(empty_p);
50 almostfull_assertion: assert property(almostfull_p);
51 almostempty_assertion: assert property(almostempty_p);
52
53 reset_coverage: cover property(reset_p);
54 overflow_coverage: cover property(overflow_p);
55 underflow_coverage: cover property(underflow_p);
56 wr_ack_coverage: cover property(wr_ack_p);
57 full_coverage: cover property(full_p);
58 empty_coverage: cover property(empty_p);
59 almostfull_coverage: cover property(almostfull_p);
60 almostempty_coverage: cover property(almostempty_p);
61
62 endmodule
```

## Do file:

Excluding invalid cases to happen from the coverage as wr\_en=1, rd\_en=0, empty=1

```
D: > new hard > Sessions Digital verification > Sync FIFO project UVM > ⌂ run.do
1  vlib work
2  vlog -f src_files.list.txt +cover -covercells
3  vsim -voptargs=+acc work.FIFO_top -classdebug -uvmcontrol=all -cover
4  add wave /FIFO_top/FIFOif/*
5  add wave -position insertpoint \
6    sim:/FIFO_top/FIFO_DUT/mem \
7    sim:/FIFO_top/FIFO_DUT/wr_ptr \
8    sim:/FIFO_top/FIFO_DUT/rd_ptr \
9    sim:/FIFO_top/FIFO_DUT/count
10 run -all
11 coverage save FIFO_top.ucdb -onexit
12 coverage exclude -cvxpath
13 {/FIFO_coverage_pkg/FIFO_coverage/cov_gp/wr_rd_wr_ack<auto[0],auto[1],auto[1]>}
14 {/FIFO_coverage_pkg/FIFO_coverage/cov_gp/wr_rd_wr_ack<auto[0],auto[0],auto[1]>}
15 {/FIFO_coverage_pkg/FIFO_coverage/cov_gp/wr_rd_overflow<auto[0],auto[1],auto[1]>}
16 {/FIFO_coverage_pkg/FIFO_coverage/cov_gp/wr_rd_overflow<auto[0],auto[0],auto[1]>}
17 {/FIFO_coverage_pkg/FIFO_coverage/cov_gp/wr_rd_underflow<auto[1],auto[0],auto[1]>}
18 {/FIFO_coverage_pkg/FIFO_coverage/cov_gp/wr_rd_underflow<auto[0],auto[0],auto[1]>}
19 {/FIFO_coverage_pkg/FIFO_coverage/cov_gp/wr_rd_full<auto[1],auto[1],auto[1]>}
20 {/FIFO_coverage_pkg/FIFO_coverage/cov_gp/wr_rd_full<auto[0],auto[1],auto[1]>}
```

## Src\_files.list:

```
D: > new hard > Sessions Digital verification > Sync FIFO project UVM > ⌂ src_files.list.txt
1  FIFO_if.sv
2  FIFO.sv
3  FIFO_sequenceitem_pkg.sv
4  FIFO_sequence_pkg.sv
5  FIFO_sequencer_pkg.sv
6  FIFO_config.sv
7  FIFO_monitor_pkg.sv
8  FIFO_driver.sv
9  FIFO_agent_pkg.sv
10 FIFO_coverage_pkg.sv
11 FIFO_scoreboard_pkg.sv
12 FIFO_env.sv
13 FIFO_test.sv
14 FIFO_assertions.sv
15 FIFO_top.sv
```

# Code Coverage:-

## Branch Coverage:

The screenshot shows the ModelSim Code Coverage Analysis window for the instance (FIFO\_top/FIFO\_DUT). The left pane displays two files: FIFO.sv and FIFO\_top.sv. The FIFO.sv file contains Verilog code for a FIFO module, with many branches covered (indicated by green checkmarks). The FIFO\_top.sv file contains the testbench code, also with coverage information. The right pane shows a summary of coverage statistics.

Category	Value
Total Lines	100
Covered Lines	95
Missed Lines	5
Branches	100%
Decision Points	100%

## Statement Coverage:

The screenshot shows the ModelSim Statement Coverage Analysis window for the instance (FIFO\_top/FIFO\_DUT). The left pane displays two files: FIFO.sv and FIFO\_top.sv. The FIFO.sv file contains Verilog code for a FIFO module, with most statements covered (green checkmarks). The FIFO\_top.sv file contains the testbench code. The right pane shows a summary of coverage statistics.

Category	Value
Total Statements	100
Covered Statements	95
Missed Statements	5
Branches	100%
Decision Points	100%

## Toggle Coverage:




# Functional Coverage: -


Name	Class Type	Coverage	Goal	% of Goal	Status	Included
/FIFO_coverage_pkg/FIFO_coverage		100.00%				
TYPE cov_gp		100.00%	100	100.00...		✓
CVP cov_gp:::data_out_cp		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.wr_en_0#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.rd_en_1#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.almostempty_2#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.wr_en_3#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.rd_en_4#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.almostfull_5#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.wr_en_6#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.rd_en_7#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.empty_8#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.wr_en_9#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.rd_en_10#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.full_11#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.wr_en_12#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.rd_en_13#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.underflow_14#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.wr_en_15#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.rd_en_16#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.overflow_17#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.wr_en_18#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.rd_en_19#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.wr_ack_20#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.wr_en_21#}		100.00%	100	100.00...		✓
CVP cov_gp:::{#item_cov.rd_en_22#}		100.00%	100	100.00...		✓
CROSS cov_gp:::wr_rd_data_out		100.00%	100	100.00...		✓
CROSS cov_gp:::wr_rd_wr_ack		100.00%	100	100.00...		✓
CROSS cov_gp:::wr_rd_overflow		100.00%	100	100.00...		✓
CROSS cov_gp:::wr_rd_underflow		100.00%	100	100.00...		✓
CROSS cov_gp:::wr_rd_full		100.00%	100	100.00...		✓
CROSS cov_gp:::wr_rd_empty		100.00%	100	100.00...		✓
CROSS cov_gp:::wr_rd_almostfull		100.00%	100	100.00...		✓
CROSS cov_gp:::wr_rd_almostempty		100.00%	100	100.00...		✓

# Quest-Sim Snippets: -


Read Test case:



## Write Test case:



## All iterations Snippet:



## Assertions:

Name	Assertion Type	Language	Enable	Failure Count	Pass Count
△ /uvm_pkg::uvm_reg_map::do_write/#(ublk#(215181159#(1731))&immed_1735	Immediate	SVA	on	0	0
△ /uvm_pkg::uvm_reg_map::do_read/#(ublk#(215181159#(1771))&immed_1775	Immediate	SVA	on	0	0
△ /FIFO_sequence_pkg::FIFO_sequence::body/#(ublk#(38615015#(25))&immed_28	Immediate	SVA	on	0	1
+△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/reset_assertion	Concurrent	SVA	on	0	1
+△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/overflow_assertion	Concurrent	SVA	on	0	1
+△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/underflow_assertion	Concurrent	SVA	on	0	1
+△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/wr_ack_assertion	Concurrent	SVA	on	0	1
+△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/full_assertion	Concurrent	SVA	on	0	1
+△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/empty_assertion	Concurrent	SVA	on	0	1
+△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/almostfull_assertion	Concurrent	SVA	on	0	1
+△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/almostempty_assertion	Concurrent	SVA	on	0	1

## Cover Directives:

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Indu.
△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/reset_coverage	SVA	✓	Off	505	1	Unlim...	1	100%		✓
△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/overflow_coverage	SVA	✓	Off	1509	1	Unlim...	1	100%		✓
△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/underflow_coverage	SVA	✓	Off	219	1	Unlim...	1	100%		✓
△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/wr_ack_coverage	SVA	✓	Off	4798	1	Unlim...	1	100%		✓
△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/full_coverage	SVA	✓	Off	2264	1	Unlim...	1	100%		✓
△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/empty_coverage	SVA	✓	Off	789	1	Unlim...	1	100%		✓
△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/almostfull_coverage	SVA	✓	Off	1707	1	Unlim...	1	100%		✓
△ /FIFO_top/FIFO_DUT/FIFO_assertions_inst/almostempty_coverage	SVA	✓	Off	996	1	Unlim...	1	100%		✓

## Transcript:

Error Count =0 and Correct Count = 10,001

```

# Time: 0 ns Iteration: 0 Instance: /FIFO_top/FIFO_DUT
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
# ** Warning: In instance '/FIFO_coverage_pkg::FIFO_coverage::cov_gp' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# UVM_INFO FIFO_test.sv(34) @ 0: uvm_test_top [run_phase] Stimulus Generation Started
# *****
# * Questa UVM Transaction Recording Turned ON.
# * recording_detail has been set.
# * To turn off, set 'recording_detail' to off;
# * uvm_config_db#(int)::set(null, "", "recording_detail", 0);
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0);
# *****
# UVM_INFO FIFO_test.sv(36) @ 20002: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 20002: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO FIFO_scoreboard_pkg.sv(134) @ 20002: uvm_test_top.env.scoreboard_env [report_phase] Total successful transactions: 10001
# UVM_INFO FIFO_scoreboard_pkg.sv(135) @ 20002: uvm_test_top.env.scoreboard_env [report_phase] Total failed transactions: 0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 8
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [report_phase] 2
# [run_phase] 2
# ** Note: @finish : C:/questasim64_2021.1/win64/..//verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 20002 ns Iteration: 61 Instance: /FIFO_top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/..//verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Causality operation skipped due to absence of debug database file

```