

# SAMA5D2 SIP

# SAMA5D2 System-In-Package (SIP) MPU with up to 1Gbit DDR2 SDRAM

### Scope

This document is an overview of the main features of the SAMA5D2 SIP. The sole reference documents for product information on the SAMA5D2 and the DDR2-SDRAM memories are listed in the table below.

#### Introduction

The SAMA5D2 System-In-Package (SIP) integrates the ARM<sup>®</sup> Cortex<sup>®</sup>-A5 processor-based SAMA5D2 MPU with up to 1 Gbit DDR2-SDRAM in a single package.

By combining the high-performance, ultra-low-power SAMA5D2 with DDR2-SDRAM in a single package, PCB routing complexity, area and number of layers is reduced in the majority of cases. This makes board design easier and more robust by facilitating design for EMI, ESD and signal integrity.

Three DDR2-SDRAM memory sizes are available: 128 Mbit, 512 Mbit and 1 Gbit. While the first option targets applications with a small OS or bare metal, the larger options are suitable for applications using Linux.

The SAMA5D2 SIP is available in BGA196 and BGA289 package options.

#### **Reference Documents**

Туре	Document Title	Available	Ref. No.
Datasheet	SAMA5D2 Series	www.microchip.com	DS60001476
Datasheet	2M × 4 Banks × 16 bit DDR2 SDRAM (128 Mbit)	www.winbond.com	W9712G6KB
Datasheet	8M × 4 Banks × 16 bit DDR2 SDRAM (512 Mbit)	www.winbond.com	W9751G6KB
Datasheet	8M × 8 Banks × 16 bit DDR2 SDRAM (1 Gbit)	www.winbond.com	W971GG6SB

# **Table of Contents**

Sc	ope	1
Int	roduction	1
Re	ference Documents	1
1.	Features	3
2.	DDR2-SDRAM Features	6
3.	Configuration Summary	7
4.	Chip Identifier	8
5.	Package and Ballout	9
6.	DDR2-SDRAM Memory	27
7.	Mechanical Characteristics	28
8.	Ordering Information	30
9.	Revision History	31
Th	e Microchip Web Site	. 32
Сι	stomer Change Notification Service	32
Сι	stomer Support	. 32
Pr	oduct Identification System	33
Mi	crochip Devices Code Protection Feature	. 33
Le	gal Notice	34
Tra	ademarks	. 34
Qι	ality Management System Certified by DNV	35
\/\/	orldwide Sales and Service	36

#### 1. Features

- ARM Cortex-A5 core
  - ARMv7-A architecture
  - ARM TrustZone
  - NEON<sup>™</sup> Media Processing Engine
  - Up to 500 MHz
  - ETM/ETB 8 Kbytes
- Memory Architecture
  - Memory Management Unit
  - 32-Kbyte L1 data cache, 32-Kbyte L1 instruction cache
  - 128-Kbyte L2 cache configurable to be used as an internal SRAM
  - DDR2-SDRAM memory up to 1 Gb
  - One 128-Kbyte scrambled internal SRAM
  - One 160-Kbyte internal ROM
    - 64-Kbyte scrambled and maskable ROM embedding boot loader/Secure boot loader
    - 96-Kbyte unscrambled, unmaskable ROM for NAND Flash BCH ECC table
  - High-bandwidth scramblable 16-bit Double Data Rate (DDR) multiport dynamic RAM controller supporting Winbond DDR2-SDRAM up to 1 Gb, including "on-the-fly" encryption/ decryption path
  - 8-bit SLC/MLC NAND controller, with up to 32-bit Error Correcting Code (PMECC)
- System running up to 166 MHz
  - Reset controller, shutdown controller, periodic interval timer, independent watchdog timer and secure Real-Time Clock (RTC) with clock calibration
  - One 600 to 1200 MHz PLL for the system and one 480 MHz PLL optimized for USB high speed
  - Digital fractional PLL for audio (11.2896 MHz and 12.288 MHz)
  - Internal low-power 12 MHz RC and 32 KHz typical RC
  - Selectable 32.768-Hz low-power oscillator and 8 to 24 MHz oscillator
  - 51 DMA Channels including two 16-channel 64-bit Central DMA Controllers
  - 64-bit Advanced Interrupt Controller (AIC)
  - 64-bit Secure Advanced Interrupt Controller (SAIC)
  - Three programmable external clock signals
- · Low-Power Modes
  - Ultra Low-power mode with fast wakeup capability
  - Low-power Backup mode with 5-Kbyte SRAM and SleepWalking<sup>™</sup> features
    - Wakeup from up to nine wakeup pins, UART reception, analog comparison
    - · Fast wakeup capability
    - Extended Backup mode with DDR2-SDRAM in Self-Refresh mode
- Peripherals
  - LCD TFT controller up to 1024x768, with four overlays, rotation, post-processing and alpha blending, 24-bit parallel RGB

- ITU-R BT. 601/656/1120 Image Sensor Controller (ISC) supporting up to 5 M-pixel sensors with a parallel 12-bit interface for Raw Bayer, YCbCr, Monochrome and JPEG-compressed sensor interface
- Two Synchronous Serial Controllers (SSC), two Inter-IC Sound Controllers (I2SC), and one Stereo Class D amplifier
- One Peripheral Touch Controller (PTC) with up to 8 X-lines and 8 Y-lines (64-channel capacitive touch)
- One Pulse Density Modulation Interface Controller (PDMIC)
- One USB high-speed device port (UDPHS) and one USB high-speed host port or two USB high-speed host ports (UHPHS)
- One USB high-speed host port with a High-Speed Inter-Chip (HSIC) interface
- One 10/100 Ethernet MAC (GMAC)
  - Energy efficiency support (IEEE 802.3az standard)
  - Ethernet AVB support with IEEE802.1AS time stamping
  - IEEE802.1Qav credit-based traffic-shaping hardware support
  - IEEE1588 Precision Time Protocol (PTP)
- Two high-speed memory card hosts:
  - SDMMC0: SD 3.0, eMMC 4.51, 8 bits
  - SDMMC1: SD 2.0, eMMC 4.41, 4 bits only
- Two master/slave Serial Peripheral Interfaces (SPI)
- Two Quad Serial Peripheral Interfaces (QSPI)
- Five FLEXCOMs (USART, SPI and TWI)
- Five UARTs
- Two master CAN-FD (MCAN) controllers with SRAM-based mailboxes, and time- and eventtriggered transmission
- One Rx only UART in backup area (RXLP)
- One analog comparator (ACC) in backup area
- Two 2-wire interfaces (TWIHS) up to 400 Kbits/s supporting the I<sup>2</sup>C protocol and SMBUS (TWIHS)
- Two 3-channel 32-bit Timer/Counters (TC), supporting basic PWM modes
- One full-featured 4-channel 16-bit Pulse Width Modulation (PWM) controller
- One 12-channel, 12-bit, Analog-to-Digital Converter (ADC) with Resistive TouchScreen capability

#### Safety

- Zero-power Power-On Reset (POR) cells
- Main crystal clock failure detector
- Write-protected registers
- Integrity Check Monitor (ICM) based on SHA256
- Memory Management Unit
- Independent watchdog

#### Security

- 5 Kbytes of internal scrambled SRAM:
  - 1 Kbyte non-erasable on tamper detection
  - 4 Kbytes erasable on tamper detection
- 256 bits of scrambled and erasable registers

- Up to eight tamper pins for static or dynamic intrusion detections
- Environmental monitors on specific versions: temperature, voltage, frequency and active die shield<sup>(1)</sup>
- Secure Boot Loader<sup>(2)</sup>
- On-the-fly AES encryption/decryption on DDR2-SDRAM and QSPI memories (AESB)
- RTC including time-stamping on security intrusions
- Programmable fuse box with 544 fuse bits (including JTAG protection and BMS)
- Hardware cryptography
  - SHA (SHA1, SHA224, SHA256, SHA384, SHA512): compliant with FIPS PUB 180-2.
  - AES: 256-, 192-, 128-bit key algorithm, compliant with FIPS PUB 197
  - TDES: two-key or three-key algorithms, compliant with FIPS PUB 46-3
  - True Random Number Generator (TRNG) compliant with NIST Special Publication 800-22
     Test Suite and FIPS PUBs 140-2 and 140-3
- Up to 128 I/Os
  - Fully programmable through set/clear registers
  - Multiplexing of up to eight peripheral functions per I/O line
  - Each I/O line can be assigned to a peripheral or used as a general purpose I/O
  - PIO controller features a synchronous output providing up to 32 bits of data output in one write operation

#### Note:

- For environmental monitors, refer to the document SAMA5D23 and SAMA5D28 Environmental Monitors (document no. 44036), available under Non-Disclosure Agreement (NDA). Contact a Microchip sales representative for details.
- 2. For secure boot strategies, refer to the document *SAMA5D2 Series Secure Boot Strategy* (document no. 44040), available under Non-Disclosure Agreement (NDA). Contact a Microchip sales representative for details.

#### 2. DDR2-SDRAM Features

- Power Supply:  $V_{DD}$ ,  $V_{DDQ} = 1.8 \text{ V} \pm 0.1 \text{ V}$
- Double Data Rate architecture: two data transfers per clock cycle
- CAS Latency: 3Burst Length: 8
- Bi-directional, differential data strobes (DQS and DQSN) are transmitted/received with data
- Edge-aligned with Read data and center-aligned with Write data
- DLL aligns DQ and DQS transitions with clock
- Differential clock inputs (CLK and CLKN)
- Data masks (DM) for write data
- Commands entered on each positive CLK edge, data and data mask are referenced to both edges of DQS
- Auto-refresh and Self-refresh modes
- Precharged Powerdown and Active Powerdown
- Write Data Mask
- Write Latency = Read Latency 1 (WL = RL 1)
- Interface: SSTL\_18

# 3. Configuration Summary

**Table 3-1. Configuration Summary** 

Feature	SAMA5D225	SAMA	5D27	SAMA5D28								
Package	TFBGA196		TFBGA289									
DDR2-SDRAM	128 Mb	512 Mb	1 Gb	1 Gb								
SMC		Up to 16-bit										
Internal Memory Bus Width		16-bit										
PIOs	90		128									
SRAM		128 K	bytes									
QSPI		2	2									
LCD		24-bit	RGB									
Camera Interface (ISC)		1										
EMAC		1										
PTC	4 X-lines x 8 Y- lines		8 X-lines x 8 Y-lines									
CAN	1		2									
USB	2 (2 Hosts or 1 Host/1 Device)	(2 Hosts/1 F	3 HSIC or 1 Host/1 Dev	ice/1 HSIC)								
UART/SPI/I <sup>2</sup> C	9/7/7		10 / 7 / 7									
SDIO/SD/MMC		2	2									
I <sup>2</sup> S/SSC/Class D/PDM		2/2/	1/1									
ADC Inputs	5		12									
Timers	5		6									
PWM	4 (PWM) + 5 (TC)		4 (PWM) + 6 (TC)									
Tamper Pins	6		8									
AESB		Ye	es									
Environmental Monitors, Die Shield	-	- Yes										

# 4. Chip Identifier

# Table 4-1. SAMA5D2 SIP Chip ID Registers

Chip Name	CHIPID_CIDR	CHIPID_EXID
SAMA5D225C-D1M	0x8A5C08C2	0x00000053
SAMA5D27C-D5M		0x00000032
SAMA5D27C-D1G		0x00000033
SAMA5D28C-D1G		0x00000013

# 5. Package and Ballout

The SAMA5D2 SIP is available in the packages listed below.



**Important:** SAMA5D2 SIP devices are not pin-to-pin compatible with SAMA5D2 devices.

For mechanical characteristics of the TFBGA196, refer to the SAMA5D2 Series Datasheet, ref. no. DS60001476, available via <a href="https://www.microchip.com">www.microchip.com</a>.

For mechanical characteristics of the TFBGA289, see Mechanical Characteristics.

#### Table 5-1. Packages

Package Name	Ball Count	Ball Pitch	Package Size
TFBGA196	196	0.75 mm	11 x 11 (mm)
TFBGA289	289	0.8 mm	14 x 14 (mm)

#### Table 5-2. Ball Description

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary	Primary Alternate		PIO Pe	ripheral			Reset State										
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	(Signal, Dir, PU, PD, HIZ, ST)									
U13	M8	VDDSDMMC	GPIO_EMMC	PA0	I/O	-	-	А	SDMMC0_CK	I/O	1	PIO, I, PU, ST									
								В	QSPI0_SCK	0	1										
								F	D0	I/O	2										
N7	F7	VDDSDMMC	GPIO_EMMC	PA1	I/O		-	Α	SDMMC0_CMD	I/O	1	PIO, I, PU, ST									
								В	QSPI0_CS	0	1										
								F	D1	I/O	2										
U14	L8	VDDSDMMC	GPIO_EMMC	PA2	I/O		-  -	Α	SDMMC0_DAT0	I/O	1	PIO, I, PU, ST									
								В	QSPI0_IO0	I/O	1										
								F	D2	I/O	2										
T13	G8	VDDSDMMC	GPIO_EMMC	PA3	I/O	-	-	Α	SDMMC0_DAT1	I/O	1	PIO, I, PU, ST									
								В	QSPI0_IO1	I/O	1										
								F	D3	I/O	2										
U15	K8	VDDSDMMC	GPIO_EMMC	PA4	I/O	-	-	Α	SDMMC0_DAT2	I/O	1	PIO, I, PU, ST									
								В	QSPI0_IO2	I/O	1										
								F	D4	I/O	2										
U16	P9	VDDSDMMC	GGPIO_EMMC	PA5	I/O	-	-	Α	SDMMC0_DAT3	I/O	1	PIO, I, PU, ST									
								В	QSPI0_IO3	I/O	1										
								F	D5	I/O	2										
U17	P10	VDDSDMMC	GPIO_EMMC	PA6	I/O	-	-	Α	SDMMC0_DAT4	I/O	1	PIO, I, PU, ST									
								В	QSPI1_SCK	0	1										
																	D	TIOA5	I/O	1	
								Е	FLEXCOM2_IO0	I/O	1										

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate	;	PIO Pe	ripheral			Reset State	
				Signal	Dir	Signal	Dir	Func	Signal	Dir	Ю	(Signal, Dir,	
											Set	PU, PD,	
												HiZ, ST) <sup>(1)</sup>	
								F	D6	I/O	2		
R11	P11	VDDSDMMC	GPIO_EMMC	PA7	I/O	_	-	Α	SDMMC0_DAT5	I/O	1	PIO, I, PU, ST	
								В	QSPI1_IO0	I/O	1	-	
								D	TIOB5	I/O	1		
								Е	FLEXCOM2_IO1	I/O	1	_	
								F	D7	I/O	2		
R9	K9	VDDSDMMC	GPIO_EMMC	PA8	I/O -	-	-	Α	SDMMC0_DAT6	I/O	1	PIO, I, PU, ST	
								В	QSPI1_IO1	I/O	1		
								D	TCLK5	ı	1		
								Е	FLEXCOM2_IO2	I/O	1		
								F	NWE/NANDWE	0	2		
P8	J9	VDDSDMMC	GPIO_EMMC	PA9	I/O	-	-	Α	SDMMC0_DAT7	I/O	1	PIO, I, PU, ST	
								В	QSPI1_IO2	I/O	1		
								D	TIOA4	I/O	1		
								Е	FLEXCOM2_IO3	0	1		
								F	NCS3	0	2		
R10	N14	VDDSDMMC	VDDSDMMC GPIO_EMMC	PA10	I/O	-	-	Α	SDMMC0_RSTN	0	1	PIO, I, PU, ST	
								В	QSPI1_IO3	I/O	1		
								D	TIOB4	I/O	1		
								Е	FLEXCOM2_IO4	0	1		
								F	A21/NANDALE	0	2		
P15	N13	VDDIOP1	GPIO	PA11	I/O	-	-	Α	SDMMC0_1V8SEL	0	1	PIO, I, PU, ST	
								В	QSPI1_CS	0	1		
								D	TCLK4	1	1		
								F	A22/NANDCLE	0	2		
N17	L12	VDDIOP1	GPIO	PA12	I/O	-	-	Α	SDMMC0_WP	1	1	PIO, I, PU, ST	
								В	IRQ	ı	1		
								F	NRD/NANDOE	0	2		
P16	M14	VDDIOP1	GPIO	PA13	I/O	-	-	Α	SDMMC0_CD	ı	1	PIO, I, PU, ST	
								Е	FLEXCOM3_IO1	I/O	1		
								F	D8	I/O	2		
M17	J10	VDDIOP1	GPIO_QSPI	PA14	I/O	-	-	Α	SPI0_SPCK	I/O	1	PIO, I, PU, ST	
								В	TK1	I/O	1		
								С	QSPI0_SCK	0	2		
								D	I2SC1_MCK	0	2		
								Е	FLEXCOM3_IO2	I/O	1		
								F	D9	I/O	2		
N16	L14	VDDIOP1	GPIO	PA15	I/O	-	-	Α	SPI0_MOSI	I/O	1	PIO, I, PU, ST	
						/0 –			В	TF1	I/O	1	
									С	QSPI0_CS	0	2	
									D	I2SC1_CK	I/O	2	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate	•	PIO Pe	ripheral			Reset State							
				Signal	Dir	Signal	Dir	Func	Signal	Dir	Ю	(Signal, Dir,							
											Set	PU, PD,							
												HiZ, ST) <sup>(1)</sup>							
								E	FLEXCOM3_IO0	I/O	1								
								F	D10	I/O	2								
M11	H14	VDDIOP1	GPIO_IO	PA16	I/O	_	_	Α	SPI0_MISO	I/O	1	PIO, I, PU, ST							
								В	TD1	0	1								
								С	QSPI0_IO0	I/O	2								
								D	I2SC1_WS	I/O	2								
					I/O –				Е	FLEXCOM3_IO3	0	1							
								F	D11	I/O	2								
N14	K14	VDDIOP1	GPIO_IO	PA17		-		А	SPI0_NPCS0	I/O	1	PIO, I, PU, ST							
								В	RD1	1	1								
								С	QSPI0_IO1	I/O	2								
								D	I2SC1_DI0	1	2								
								E	FLEXCOM3_IO4	0	1								
								F	D12	I/O	2								
T16	L9	VDDIOP1	GPIO_IO	PA18	I/O	-	-	А	SPI0_NPCS1	0	1	PIO, I, PU, ST							
								В	RK1	I/O	1								
								С	QSPI0_IO2	I/O	2								
								D	I2SC1_DO0	0	2								
								Е	SDMMC1_DAT0	I/O	1								
			00000	D. 40	1/0			F	D13	I/O	2								
T15	P12	VDDIOP1	GPIO_IO	PA19	I/O	-	-	Α	SPI0_NPCS2	0	1	PIO, I, PU, ST							
								В	RF1	I/O	1								
								С	QSPI0_IO3	I/O	2								
								D	TIOA0	I/O	1								
								E	SDMMC1_DAT1	I/O	1								
								F	D14	I/O	2								
P9	H9	VDDIOP1	GPIO_IO	PA20	I/O	-	-	Α	SPI0_NPCS3		1	PIO, I, PU, ST							
								D	TIOB0	I/O	1								
								E	SDMMC1_DAT2	1/0	1								
D40	00	VERIOR	0010 10	Dana	1/0			F	D15	I/O	2	DIO I DII OT							
P10	G9	VDDIOP1	GPIO_IO	PA21	I/O	-	-	A	IRQ	1	2	PIO, I, PU, ST							
								B D	PCK2 TCLK0	0	3								
								E	SDMMC1_DAT3	I/O	1								
								F	NANDRDY	I/O	2								
T17	K10	VDDIOP1	GPIO_QSPI	PA22	I/O	_	_	A	FLEXCOM1_IO2	I/O	1	PIO, I, PU, ST							
	KIO	*DDIOF1	3110_Q0F1	1 1122	1,0			В	D0	1/0	1	1 10, 1, 1 0, 01							
								С	TCK	ı	4								
								D	SPI1_SPCK	I/O	2								
															E	SDMMC1_CK	I/O	1	
								F	QSPI0_SCK	0	3								
									201 10_00K	J	J								

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate	)	PIO Pe	ripheral			Reset State
				Signal	Dir	Signal	Dir	Func	Signal	Dir	10	(Signal, Dir,
											Set	PU, PD,
												HiZ, ST) <sup>(1)</sup>
T14	G10	VDDIOP1	GPIO	PA23	I/O	_	-	A	FLEXCOM1_IO1	I/O	1	PIO, I, PU, ST
								В	D1	I/O	1	_
								С	TDI	ı	4	
								D	SPI1_MOSI	I/O	2	
								F	QSPI0_CS	0	3	
R17	P13	VDDIOP1	GPIO_IO	PA24	I/O	-	-	А	FLEXCOM1_IO0	I/O	1	PIO, I, PU, ST
								В	D2	I/O	1	-
								С	TDO	0	4	
								D	SPI1_MISO	I/O	2	-
					I/O –			F	QSPI0_IO0	I/O	3	
R16	H10	VDDIOP1	GPIO_IO	PA25		-	-	Α	FLEXCOM1_IO3	0	1	PIO, I, PU, ST
								В	D3	I/O	1	
								С	TMS	1	4	
								D	SPI1_NPCS0	I/O	2	
								F	QSPI0_IO1	I/O	3	
P17	L10	VDDIOP1	GPIO_IO	PA26	I/O	-	-	А	FLEXCOM1_IO4	0	1	PIO, I, PU, ST
								В	D4	I/O	1	
								С	NTRST	ı	4	
								D	SPI1_NPCS1	0	2	
								F	QSPI0_IO2	I/O	3	
R15	P14	VDDIOP1	GPIO_IO	PA27	I/O	-	-	Α	TIOA1	I/O	2	PIO, I, PU, ST
								В	D5	I/O	1	
								С	SPI0_NPCS2	0	2	
								D	SPI1_NPCS2	0	2	
								E	SDMMC1_RSTN	0	1	
								F	QSPI0_IO3	I/O	3	
R14	N12	VDDIOP1	GPIO	PA28	I/O	-	-	А	TIOB1	I/O	2	PIO, I, PU, ST
								В	D6	I/O	1	
								С	SPI0_NPCS3	0	2	
								D	SPI1_NPCS3	0	2	
								Е	SDMMC1_CMD	I/O	1	
								F	CLASSD_L0	0	1	
P14	M12	VDDIOP1	GPIO	PA29	I/O	-	-	Α	TCLK1	ı	2	PIO, I, PU, ST
								В	D7	I/O	1	
							С	SPI0_NPCS1	0	2		
								Е	SDMMC1_WP	ı	1	
								F	CLASSD_L1	0	1	
R13	N11	VDDIOP1	GPIO	PA30	I/O	-	-	В	NWE/NANDWE	0	1	PIO, I, PU, ST
								С	SPI0_NPCS0	I/O	2	
									D	PWMH0	0	1
								Е	SDMMC1_CD	ı	1	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate	)	PIO Pei	ripheral			Reset State
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	(Signal, Dir, PU, PD, HIZ, ST)
								F	CLASSD_L2	0	1	
P13	M11	VDDIOP1	GPIO	PA31	I/O	-	-	В	NCS3	0	1	PIO, I, PU, ST
								С	SPI0_MISO	I/O	2	
								D	PWML0	0	1	
								F	CLASSD_L3	0	1	
F5	E6	VDDIOP0	GPIO	PB0	I/O	-	-	В	A21/NANDALE	0	1	PIO, I, PU, ST
								С	SPI0_MOSI	I/O	2	
								D	PWMH1	0	1	
C8	D6	VDDIOP0	GPIO	PB1	I/O	-	-	В	A22/NANDCLE	0	1	PIO, I, PU, ST
								С	SPI0_SPCK	I/O	2	
								D	PWML1	0	1	
								F	CLASSD_R0	0	1	
C7	C6	VDDIOP0	GPIO	PB2	I/O	-	-	В	NRD/NANDOE	0	1	PIO, I, PU, ST
								D	PWMFI0	I	1	
								F	CLASSD_R1	0	1	
B8	C5	VDDIOP0	GPIO	PB3	I/O	-	-	А	URXD4	ı	1	PIO, I, PU, ST
								В	D8	I/O	1	
								С	IRQ	1	3	
								D	PWMEXTRG1	1	1	
								F	CLASSD_R2	0	1	
B7	D5	VDDIOP0	GPIO	PB4	I/O	-	-	Α	UTXD4	0	1	PIO, I, PU, ST
								В	D9	I/O	1	
								С	FIQ	1	4	
								F	CLASSD_R3	0	1	
A10	D7	VDDIOP0	GPIO_QSPI	PB5	I/O	-	-	Α	TCLK2	1	1	PIO, I, PU, ST
								В	D10	I/O	1	
								С	PWMH2	0	1	
								D	QSPI1_SCK	0	2	
								F	GTSUCOMP	0	3	
A9	C8	VDDIOP0	GPIO	PB6	I/O	-	-	А	TIOA2	I/O	1	PIO, I, PU, ST
								В	D11	I/O	1	
								С	PWML2	0	1	
								D	QSPI1_CS	0	2	
								F	GTXER	0	3	
D5	D9	VDDIOP0	GPIO_IO	PB7	I/O	-	-	А	TIOB2	I/O	1	PIO, I, PU, ST
								В	D12	I/O	1	
								С	PWMH3	0	1	
								D	QSPI1_IO0	I/O	2	
								F	GRXCK	1	3	
E5	C7	VDDIOP0	VDDIOP0 GPIO_IO PB8	PB8 I/O	I/O	_	-	А	TCLK3	1	1	PIO, I, PU, ST
								В	D13	I/O	1	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary	ry Alternate			PIO Pe	ripheral			Reset State
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	(Signal, Dir, PU, PD, HiZ, ST)
								С	PWML3	0	1	
								D	QSPI1_IO1	I/O	2	
								F	GCRS	ı	3	
C6	C9	VDDIOP0	GPIO_IO	PB9	I/O	-	-	Α	TIOA3	I/O	1	PIO, I, PU, ST
								В	D14	I/O	1	
								С	PWMFI1	1	1	
								D	QSPI1_IO2	I/O	2	
								F	GCOL	1	3	
A8	F6	VDDIOP0	GPIO_IO	PB10	I/O	-	-	А	TIOB3	I/O	1	PIO, I, PU, ST
								В	D15	I/O	1	
								С	PWMEXTRG2	1	1	
								D	QSPI1_IO3	I/O	2	
								F	GRX2	1	3	
A7	B9	VDDIOP0	GPIO	PB11	I/O	-	-	А	LCDDAT0	0	1	PIO, I, PU, ST
								В	A0/NBS0	0	1	
								С	URXD3	1	3	
								D	PDMIC_DAT		2	
								F	GRX3	1	3	
B6	B8	VDDIOP0	DDIOP0 GPIO	PB12	I/O	_	-	А	LCDDAT1	0	1	PIO, I, PU, ST
								В	A1	0	1	
								С	UTXD3	0	3	
								D	PDMIC_CLK		2	
								F	GTX2	0	3	
C5	B7	VDDIOP0	GPIO	PB13	I/O	-	-	Α	LCDDAT2	0	1	PIO, I, PU, ST
								В	A2	0	1	
								С	PCK1	0	3	
								F	GTX3	0	3	
A6	G6	VDDIOP0	GPIO_QSPI	PB14	I/O	-	-	Α	LCDDAT3	0	1	PIO, I, PU, ST
								В	A3	0	1	
								С	TK1	I/O	2	
								D	I2SC1_MCK	0	1	
								Е	QSPI1_SCK	0	3	
								F	GTXCK	I/O	3	
E4	B5	VDDIOP0	GPIO	PB15	I/O	-	-	А	LCDDAT4	0	1	PIO, I, PU, ST
								В	A4	0	1	
								С	TF1	I/O	2	
								D	I2SC1_CK	I/O	1	
								Е	QSPI1_CS	0	3	
									F	GTXEN	0	3
B5	C4	VDDIOP0	GPIO_IO	PB16	I/O	-	-	А	LCDDAT5	0	1	PIO, I, PU, ST
								В	A5	0	1	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate	)	PIO Pe	ripheral			Baset State	
				Signal	Dir	Signal	Dir	Func	Signal	Dir	Ю	Reset State (Signal, Dir,	
											Set	PU, PD,	
												HiZ, ST) <sup>(1)</sup>	
								С	TD1	0	2		
								D	I2SC1_WS	I/O	1		
								E	QSPI1_IO0	I/O	3	-	
								F	GRXDV	1	3	-	
C4	A5	VDDIOP0	GPIO_IO	PB17	I/O	_	-	Α	LCDDAT6	0	1	PIO, I, PU, ST	
								В	A6	0	1		
								С	RD1	1	2		
								D	I2SC1_DI0	1	1	-	
								E	QSPI1_IO1	I/O	3		
								F	GRXER	1	3		
A5	B4	VDDIOP0	GPIO_IO	PB18	I/O	/O –	-	Α	LCDDAT7	0	1	PIO, I, PU, ST	
								В	A7	0	1		
								С	RK1	I/O	2		
								D	I2SC1_DO0	0	1		
								E	QSPI1_IO2	I/O	3	DIG L DU OT	
								F	GRX0	1	3		
B4	A6	VDDIOP0	GPIO_IO	PB19	I/O	-	-	Α	LCDDAT8	0	1	PIO, I, PU, ST	
								В	A8	0	1		
								С	RF1	I/O	2		
								D	TIOA3	I/O	2	PIO, I, PU, ST	
								Е	QSPI1_IO3	I/O	3		
								F	GRX1	1	3		
A4	A4	VDDIOP0	GPIO	PB20	I/O	-	-	Α	LCDDAT9	0	1		
								В	A9	0	1		
								С	TK0	I/O	1		
								D	TIOB3	I/O	2		
								Е	PCK1	0	4		
								F	GTX0	0	3		
D3	A3	VDDIOP0	GPIO	PB21	I/O	-	-	Α	LCDDAT10	0	1	PIO, I, PU, ST	
								В	A10	0	1		
								С	TF0	I/O	1	_	
								D	TCLK3	I	2		
								Е	FLEXCOM3_IO2	I/O	3	_	
00	Do	) (DD: CD:	ODIO	DDOO	11.5			F	GTX1	0	3	DIO I TILL	
C3	D3	VDDIOP0	GPIO	PB22	I/O	-	-	A	LCDDAT11	0	1	PIO, I, PU, ST	
					I/O			В	A11	0	1		
								С	TD0	0	1		
								D	TIOA2	I/O	2		
									E	FLEXCOM3_IO1	1/0	3	
DO	DO	VDDIODO	ODIO	DDOO				F	GMDC	0	3	DIO I DII OT	
B3	B2	VDDIOP0	GPIO	PB23	I/O	-	-	Α	LCDDAT12	0	1	PIO, I, PU, ST	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate	,	PIO Pei	ripheral			Reset State
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	(Signal, Dir, PU, PD, HiZ, ST)
								В	A12	0	1	
								С	RD0	ı	1	
								D	TIOB2	I/O	2	
								Е	FLEXCOM3_IO0	I/O	3	
								F	GMDIO	I/O	3	
E2	E3	VDDIOP0	GPIO	PB24	I/O	-	-	Α	LCDDAT13	0	1	PIO, I, PU, ST
								В	A13	0	1	
								С	RK0	I/O	1	
								D	TCLK2	ı	2	
								Е	FLEXCOM3_IO3	0	3	
								F	ISC_D10	ı	3	
A3	E2	VDDIOP0	GPIO	PB25	I/O	-	-	Α	LCDDAT14	0	1	PIO, I, PU, ST
								В	A14	0	1	
								С	RF0	I/O	1	
								E	FLEXCOM3_IO4	0	3	
								F	ISC_D11	ı	3	
G3	D4	VDDIOP0	GPIO	PB26	I/O	-	-	Α	LCDDAT15	0	1	PIO, I, PU, ST
								В	A15	0	1	
								С	URXD0	ı	1	
								D	PDMIC_DAT		1	
								F	ISC_D0	1	3	
F4	C3	VDDIOP0	GPIO	PB27	I/O	-	-	Α	LCDDAT16	0	1	PIO, I, PU, ST
								В	A16	0	1	
								С	UTXD0	0	1	
								D	PDMIC_CLK		1	
								F	ISC_D1	ı	3	
D2	D2	VDDIOP0	GPIO	PB28	I/O	-	-	Α	LCDDAT17	0	1	PIO, I, PU, ST
								В	A17	0	1	
								С	FLEXCOM0_IO0	I/O	1	
								D	TIOA5	I/O	2	
								F	ISC_D2	ı	3	
G8	В3	VDDIOP0	GPIO	PB29	I/O	-	-	Α	LCDDAT18	0	1	PIO, I, PU, ST
								В	A18	0	1	
								С	FLEXCOM0_IO1	I/O	1	
						D	TIOB5	I/O	2			
								F	ISC_D3	ı	3	
C2	F3	VDDIOP0	GPIO	PB30	I/O	_	-	А	LCDDAT19	0	1	PIO, I, PU, ST
								В	A19	0	1	
								С	FLEXCOM0_IO2	I/O	1	
								D	TCLK5	1	2	
								F	ISC_D4	ı	3	

289-ball BGA	196-ball BGA	Power Rail	I/O Type			Alternate	)	PIO Pe	ripheral			Reset State
				Signal	Dir	Signal	Dir	Func	Signal	Dir	10	(Signal, Dir,
											Set	PU, PD,
												HiZ, ST) <sup>(1)</sup>
G7	A2	VDDIOP0	GPIO	PB31	I/O	-	-	A	LCDDAT20	0	1	PIO, I, PU, ST
								В	A20	0	1	-
								С	FLEXCOM0_IO3	0	1	-
								D	TWD0	I/O	1	-
								F	ISC_D5	1	3	
N10	L13	VDDIOP1	GPIO	PC0	I/O	-	-	А	LCDDAT21	0	1	PIO, I, PU, ST
								В	A23	0	1	
								С	FLEXCOM0_IO4	0	1	
								D	TWCK0	I/O	1	
								F	ISC_D6	ı	3	
N11	H11	VDDIOP1	GPIO	PC1	I/O	-	-	А	LCDDAT22	0	1	PIO, I, PU, ST
								В	A24	0	1	
								С	CANTX0	0	1	
								D	SPI1_SPCK	I/O	1	
								Е	I2SC0_CK	I/O	1	
								F	ISC_D7	ı	3	
N9	L11	VDDIOP1	GPIO	PC2	I/O	-	-	А	LCDDAT23	0	1	PIO, I, PU, ST
								В	A25	0	1	
								С	CANRX0	1	1	
								D	SPI1_MOSI	I/O	1	
								Е	I2SC0_MCK	0	1	
								F	ISC_D8	ı	3	
M10	F13	VDDIOP1	GPIO	PC3	I/O	-	-	А	LCDPWM	0	1	PIO, I, PU, ST
								В	NWAIT	ı	1	
								С	TIOA1	I/O	1	
								D	SPI1_MISO	I/O	1	
								Е	I2SC0_WS	I/O	1	
								F	ISC_D9	ı	3	
N15	G14	VDDIOP1	GPIO	PC4	I/O	-	-	А	LCDDISP	0	1	PIO, I, PU, ST
								В	NWR1/NBS1	0	1	
								С	TIOB1	I/O	1	
								D	SPI1_NPCS0	I/O	1	
								Е	12SC0_DI0	ı	1	
								F	ISC_PCK	1	3	
M16	J14	VDDIOP1	GPIO	PC5	I/O	-	-	А	LCDVSYNC	0	1	PIO, I, PU, ST
								В	NCS0	0	1	
								С	TCLK1	ı	1	
						D	SPI1_NPCS1	0	1			
							Е	I2SC0_DO0	0	1		
								F	ISC_VSYNC	I	3	
L11	J13	VDDIOP1	GPIO	PC6	I/O	-	-	Α	LCDHSYNC	0	1	PIO, I, PU, ST

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary	Alternate	9	PIO Per	ripheral			Reset State	
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	(Signal, Dir, PU, PD, HiZ, ST)
								В	NCS1	0	1	
								С	TWD1	I/O	1	
								D	SPI1_NPCS2	0	1	
								F	ISC_HSYNC	ı	3	
M15	F14	VDDIOP1	GPIO_CLK	PC7	I/O	-	-	А	LCDPCK	0	1	PIO, I, PU, ST
								В	NCS2	0	1	
								С	TWCK1	I/O	1	
								D	SPI1_NPCS3	0	1	
								Е	URXD1	1	2	
								F	ISC_MCK	0	3	
M13	K13	VDDIOP1	GPIO	PC8	I/O	-	-	А	LCDDEN	0	1	PIO, I, PU, ST
								В	NANDRDY	ı	1	
								С	FIQ	1	1	
								D	РСК0	0	3	
								Е	UTXD1	0	2	
								F	ISC_FIELD	ı	3	
B2	-	VDDISC	GPIO	PC9	I/O	-	-	А	FIQ	I	3	PIO, I, PU, ST
								В	GTSUCOMP	0	1	
								С	ISC_D0	I	1	
								D	TIOA4	I/O	2	
G4	-	VDDISC	GPIO	PC10	I/O	-	-	А	LCDDAT2	0	2	PIO, I, PU, ST
								В	GTXCK	I/O	1	
								С	ISC_D1	I	1	
								D	TIOB4	I/O	2	
								E	CANTX0	0	2	
A2	-	VDDISC	GPIO	PC11	I/O	-	-	А	LCDDAT3	0	2	PIO, I, PU, ST
								В	GTXEN	0	1	
								С	ISC_D2	1	1	
								D	TCLK4	ı	2	
								Е	CANRX0	1	2	
								F	A0/NBS0	0	2	
A1	-	VDDISC	GPIO	PC12	I/O	-	-	А	LCDDAT4	0	2	PIO, I, PU, ST
								В	GRXDV	1	1	
								С	ISC_D3	ı	1	
					D	URXD3	1	1				
								E	TK0	I/O	2	
								F	A1	0	2	
B1	-	VDDISC	GPIO	PC13	I/O	-	-	А	LCDDAT5	0	2	PIO, I, PU, ST
								В	GRXER	1	1	
								С	ISC_D4	1	1	
								D	UTXD3	0	1	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate	,	PIO Pei	ripheral			Reset State
				Signal	Dir	Signal	Dir	Func	Signal	Dir	Ю	(Signal, Dir,
											Set	PU, PD,
												HiZ, ST) <sup>(1)</sup>
								E	TF0	I/O	2	
								F	A2	0	2	
G5	_	VDDISC	GPIO	PC14	I/O	_	-	Α	LCDDAT6	0	2	PIO, I, PU, ST
								В	GRX0	ı	1	
								С	ISC_D5	1	1	
								Е	TD0	0	2	
								F	A3	0	2	
G2	-	VDDISC	GPIO	PC15	I/O	_	-	Α	LCDDAT7	0	2	PIO, I, PU, ST
								В	GRX1	1	1	
								С	ISC_D6	ı	1	
								Е	RD0	1	2	
								F	A4	0	2	
G6	-	VDDISC	GPIO	PC16	I/O	-	-	Α	LCDDAT10	0	2	PIO, I, PU, ST
								В	GTX0	0	1	
								С	ISC_D7	ı	1	
								E	RK0	I/O	2	
								F	A5	0	2	
C1	-	VDDISC	GPIO	PC17	I/O	-	-	Α	LCDDAT11	0	2	PIO, I, PU, ST
								В	GTX1	0	1	
								С	ISC_D8	ı	1	
								E	RF0	I/O	2	
								F	A6	0	2	
G9	-	VDDISC	GPIO	PC18	I/O	-	-	Α	LCDDAT12	0	2	PIO, I, PU, ST
								В	GMDC	0	1	
								С	ISC_D9	1	1	
								E	FLEXCOM3_IO2	I/O	2	
								F	A7	0	2	
D1	_	VDDISC	GPIO	PC19	I/O	-	-	Α	LCDDAT13	0	2	PIO, I, PU, ST
								В	GMDIO	I/O	1	
								С	ISC_D10	1	1	
								Е	FLEXCOM3_IO1	I/O	2	
								F	A8	0	2	
H4	-	VDDISC	GPIO	PC20	I/O	_	-	A	LCDDAT14	0	2	PIO, I, PU, ST
								В	GRXCK	1	1	
								С	ISC_D11	1	1	
								E	FLEXCOM3_IO0	1/0	2	
E1		VDDISC	CRIO	DC21	1/0			F	A9	0	2	DIO I DII OT
E1	_	VDDISC	GPIO	PC21	I/O	_	-	A	LCDDAT15	0	2	PIO, I, PU, ST
								В	GTXER	0	1	
								С	ISC_PCK	1	1	
								E	FLEXCOM3_IO3	0	2	

289-ball BGA	196-ball BGA	Power Rail	I/O Type				,	PIO Pei	ripheral			
			,	Signal	Dir	Signal	Dir	Func	Signal	Dir	Ю	Reset State
											Set	(Signal, Dir, PU, PD,
												HiZ, ST) <sup>(1)</sup>
								F	A10	0	2	
F1	_	VDDISC	GPIO	PC22	I/O	_	_	A	LCDDAT18	0	2	PIO, I, PU, ST
		VBBIOO	Ci io	1 022				В	GCRS	ı	1	1 10, 1, 1 0, 01
								С	ISC_VSYNC	1	1	
								E	FLEXCOM3_IO4	0	2	-
								F	A11	0	2	
H9	_	VDDISC	GPIO	PC23	I/O	_	_	A	LCDDAT19	0	2	PIO, I, PU, ST
								В	GCOL	1	1	
								С	ISC_HSYNC	ı	1	
								F	A12	0	2	-
G1	-	VDDISC	GPIO_CLK	PC24	I/O	_	-	А	LCDDAT20	0	2	PIO, I, PU, ST
								В	GRX2	ı	1	-
								С	ISC_MCK	0	1	
								F	A13	0	2	
H8	-	VDDISC	GPIO	PC25	I/O	-	-	Α	LCDDAT21	0	2	PIO, I, PU, ST
								В	GRX3	ı	1	
								С	ISC_FIELD	ı	1	
								F	A14	0	2	
F7	-	VDDIOP2	GPIO	PC26	I/O	_	-	А	LCDDAT22	0	2	PIO, I, PU, ST
								В	GTX2	0	1	
								D	CANTX1	0	1	
								F	A15	0	2	
B10	_	VDDIOP2	GPIO	PC27	I/O	-	-	А	LCDDAT23	0	2	PIO, I, PU, ST
								В	GTX3	0	1	_
								С	PCK1	0	2	
								D	CANRX1	ı	1	
								E	TWD0	I/O	2	
								F	A16	0	2	
F6	_	VDDIOP2	GPIO	PC28	I/O	-	-	A	LCDPWM	0	2	PIO, I, PU, ST
								В	FLEXCOM4_IO0	I/O	1	
								С	PCK2	0	1	
								Е	TWCK0	I/O	2	
								F	A17	0	2	
B9	-	VDDIOP2	GPIO	PC29	I/O	-	-	A	LCDDISP	0	2	PIO, I, PU, ST
								В	FLEXCOM4_IO1	1/0	1	
F6		VDDIODO	CDIO	DC30	1/0			F	A18	0	2	DIO I DII OT
E6	-	VDDIOP2	GPIO	PC30	I/O	-	-	A	LCDVSYNC	0	2	PIO, I, PU, ST
								B F	FLEXCOM4_IO2	1/0	1	
Λ11		VDDIOP2	GPIO	PC31	I/O				A19 LCDHSYNC	0	2	DIO I DII CT
A11	-	VDDIOPZ	GFIU	F 631	1/0	-	-	В		0	1	PIO, I, PU, ST
								В	FLEXCOM4_IO3	U	, i	

289-ball BGA	196-ball BGA	Power Rail	I/O Type			Alternate	;	PIO Per	ripheral			Reset State
				Signal	Dir	Signal	Dir	Func	Signal	Dir	Ю	(Signal, Dir,
											Set	PU, PD,
												HiZ, ST) <sup>(1)</sup>
								С	URXD3	1	2	
								F	A20	0	2	
E7	-	VDDIOP2	GPIO_CLK	PD0	I/O	-	-	Α	LCDPCK	0	2	PIO, I, PU, ST
								В	FLEXCOM4_IO4	0	1	
								С	UTXD3	0	2	
								D	GTSUCOMP	0	2	
								F	A23	0	2	
C9	-	VDDIOP2	GPIO	PD1	I/O	-	-	Α	LCDDEN	0	2	PIO, I, PU, ST
								D	GRXCK	1	2	
								F	A24	0	2	
D8	-	VDDIOP2	GPIO_CLK	PD2	I/O	_	-	Α	URXD1	1	1	PIO, I, PU, ST
								D	GTXER	0	2	
								Е	ISC_MCK	0	2	
								F	A25	0	2	
J1	-	VDDANA	GPIO_AD	PD3	I/O	-	-	Α	UTXD1	0	1	PIO, I, PU, ST
								В	FIQ	1	2	
						D	GCRS	1	2			
						E	ISC_D11	1	2			
								F	NWAIT	I	2	
H7	-	VDDANA	GPIO_AD	PD4	I/O	-	-	Α	TWD1	I/O	2	PIO, I, PU, ST
								В	URXD2	1	1	
								D	GCOL	1	2	
								E	ISC_D10	1	2	
								F	NCS0	0	2	
H1	-	VDDANA	GPIO_AD	PD5	I/O	-	-	Α	TWCK1	I/O	2	PIO, I, PU, ST
								В	UTXD2	0	1	
								D	GRX2	1	2	
								Е	ISC_D9	I	2	
								F	NCS1	0	2	
J2	-	VDDANA	GPIO_AD	PD6	I/O	-	-	Α	TCK	1	2	PIO, I, PU, ST
								В	PCK1	0	1	
								D	GRX3	I	2	
								Е	ISC_D8	1	2	
								F	NCS2	0	2	
H6	H5	VDDANA	GPIO_AD	PD7	I/O	_	-	Α	TDI	I	2	PIO, I, PU, ST
								С	UTMI_RXVAL	0	1	
							D	GTX2	0	2		
								E	ISC_D0	I	2	
								F	NWR1/NBS1	0	2	
K3	J2	VDDANA	GPIO_AD	PD8	I/O	-	-	A	TDO	0	2	PIO, I, PU, ST
								С	UTMI_RXERR	0	1	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary	Alternate	•	PIO Pe	ripheral			Reset State	
				Signal	Dir	Signal	Dir	Func	Signal	Dir	10	(Signal, Dir,
											Set	PU, PD,
												HiZ, ST) <sup>(1)</sup>
								D	GTX3	0	2	
								E	ISC_D1	1	2	
								F	NANDRDY	1	2	1
J4	G4	VDDANA	GPIO_AD	PD9	I/O	-	-	Α	TMS	1	2	PIO, I, PU, ST
								С	UTMI_RXACT	0	1	
								D	GTXCK	I/O	2	
								Е	ISC_D2	1	2	
J3	C2	VDDANA	GPIO_AD	PD10	I/O	-	-	Α	NTRST	ı	2	PIO, I, PU, ST
								С	UTMI_HDIS	0	1	
								D	GTXEN	0	2	
								E	ISC_D3	ı	2	
K2	F2	VDDANA	GPIO_AD	PD11	I/O	-	-	Α	TIOA1	I/O	3	PIO, I, PU, ST
								В	PCK2	0	2	
								С	UTMI_LS0	0	1	
								D	GRXDV	1	2	
								Е	ISC_D4	1	2	
								F	ISC_MCK	0	4	
K9	K4	VDDANA	GPIO_AD	PD12	I/O	-	-	Α	TIOB1	I/O	3	PIO, I, PU, ST
							В	FLEXCOM4_IO0	I/O	2		
								С	UTMI_LS1	0	1	
								D	GRXER	1	2	
								Е	ISC_D5	1	2	
								F	ISC_D4	1	4	
N1	C1	VDDANA	GPIO_AD	PD13	I/O	-	-	Α	TCLK1	1	3	PIO, I, PU, ST
								В	FLEXCOM4_IO1	I/O	2	
								С	UTMI_CDRCPSEL0	1	1	
								D	GRX0	1	2	
								Е	ISC_D6	1	2	
								F	ISC_D5	1	4	
K5	H2	VDDANA	GPIO_AD	PD14	I/O	-	-	Α	тск	1	1	A, PU, ST
								В	FLEXCOM4_IO2	I/O	2	
								С	UTMI_CDRCPSEL1	1	1	
								D	GRX1	1	2	
								Е	ISC_D7	1	2	
								F	ISC_D6	1	4	
K8	G2	VDDANA	GPIO_AD	PD15	I/O	-	-	Α	TDI	1	1	PIO, I, PU, ST
								В	FLEXCOM4_IO3	0	2	
							С	UTMI_CDRCPDIVEN	ı	1		
								D	GTX0	0	2	
								Е	ISC_PCK	ı	2	
							F	ISC_D7	1	4		

289-ball BGA	196-ball BGA	Power Rail	I/O Type			Alternate	9	PIO Pe	ripheral			Reset State
				Signal	Dir	Signal	Dir	Func	Signal	Dir	Ю	(Signal, Dir,
											Set	PU, PD,
												HiZ, ST) <sup>(1)</sup>
L1	J1	VDDANA	GPIO_AD	PD16	I/O	-	-	A	TDO	0	1	PIO, I, PU, ST
								В	FLEXCOM4_IO4	0	2	-
								С	UTMI_CDRBISTEN	1	1	
								D	GTX1	0	2	
								Е	ISC_VSYNC	1	2	
								F	ISC_D8	1	4	
K1	A1	VDDANA	GPIO_AD	PD17	I/O	-	-	А	TMS	ı	1	A, PU, ST
								С	UTMI_CDRCPSELDIV	0	1	-
								D	GMDC	0	2	
								E	ISC_HSYNC	ı	2	
								F	ISC_D9	1	4	
J7	G3	VDDANA	GPIO_AD	PD18	I/O	-	-	А	NTRST	ı	1	PIO, I, PU, ST
								D	GMDIO	I/O	2	
								E	ISC_FIELD	1	2	
								F	ISC_D10	ı	4	
L8	K2	VDDANA	GPIO_AD	PD19	I/O	AD0	-	А	PCK0	0	1	PIO, I, PU, ST
								В	TWD1	I/O	3	
							С	URXD2	ı	3		
							Е	12SC0_CK	I/O	2		
								F	ISC_D11	1	4	
L2	H1	VDDANA	GPIO_AD	PD20	I/O	AD1	-	А	TIOA2	I/O	3	PIO, I, PU, ST
								В	TWCK1	I/O	3	
								С	UTXD2	0	3	
								E	I2SC0_MCK	0	2	
								F	ISC_PCK	1	4	
P1	G1	VDDANA	GPIO_AD	PD21	I/O	AD2	-	Α	TIOB2	I/O	3	PIO, I, PU, ST
								В	TWD0	I/O	4	
								С	FLEXCOM4_IO0	I/O	3	
								E	I2SC0_WS	I/O	2	
								F	ISC_VSYNC	1	4	
L6	F1	VDDANA	GPIO_AD	PD22	I/O	AD3	-	Α	TCLK2	1	3	PIO, I, PU, ST
								В	TWCK0	I/O	4	
								С	FLEXCOM4_IO1	I/O	3	
								E	I2SC0_DI0	1	2	
								F	ISC_HSYNC	1	4	
T1	E1	VDDANA	GPIO_AD	PD23	I/O	AD4	-	Α	URXD2	1	2	PIO, I, PU, ST
								С	FLEXCOM4_IO2	I/O	3	
						E	I2SC0_DO0	0	2			
								F	ISC_FIELD	1	4	
L4	-	VDDANA	GPIO_AD	PD24	I/O	AD5	-	Α	UTXD2	0	2	PIO, I, PU, ST
								С	FLEXCOM4_IO3	0	3	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate	)	PIO Pei	ripheral			Deart State
				Signal	Dir	Signal	Dir	Func	Signal	Dir	Ю	Reset State (Signal, Dir,
											Set	PU, PD,
												HiZ, ST) <sup>(1)</sup>
L5	_	VDDANA	GPIO_AD	PD25	I/O	AD6	-	Α	SPI1_SPCK	I/O	3	PIO, I, PU, ST
								С	FLEXCOM4_IO4	0	3	
R1	_	VDDANA	GPIO_AD	PD26	I/O	AD7	-	Α	SPI1_MOSI	I/O	3	PIO, I, PU, ST
								С	FLEXCOM2_IO0	I/O	2	
L7	-	VDDANA	GPIO_AD	PD27	I/O	AD8	-	Α	SPI1_MISO	I/O	3	PIO, I, PU, ST
								В	тск	1	3	
								С	FLEXCOM2_IO1	I/O	2	
L3	_	VDDANA	GPIO_AD	PD28	I/O	AD9	-	Α	SPI1_NPCS0	I/O	3	PIO, I, PU, ST
								В	TDI	ı	3	
								С	FLEXCOM2_IO2	I/O	2	
M2	_	VDDANA	GPIO_AD	PD29	I/O	AD10	-	А	SPI1_NPCS1	0	3	PIO, I, PU, ST
								В	TDO	0	3	
								С	FLEXCOM2_IO3	0	2	
								D	TIOA3	I/O	3	
								E	TWD0	I/O	3	
M9	-	VDDANA	GPIO_AD	PD30	I/O	AD11	-	Α	SPI1_NPCS2	0	3	PIO, I, PU, ST
								В	TMS	1	3	
								С	FLEXCOM2_IO4	0	2	
								D	TIOB3	I/O	3	
								E	TWCK0	I/O	3	
M8	_	VDDANA	GPIO	PD31	I/O	-	-	А	ADTRG	1	1	PIO, I, PU, ST
								В	NTRST	1	3	
								С	IRQ	ı	4	
								D	TCLK3	1	3	
								E	PCK0	0	2	
L9	L1	VDDANA	-	ADVREF	1	-	-	-	-	-	-	-
K4, J5	K3, L2	VDDANA	power	VDDANA	ı	-	-	-	_	-	-	-
J6, M1	L3, K1	GNDANA	ground	GNDANA	I	-	-	-	-	-	-	-
J10, F11	K12, F12	VDDIODDR	DDR	DDR_VREF	-	_	-	-	_	-	-	-
L10, L14, J8, H10, G12, E11, E8	F10, E8, E9, E10, G12, H12, J12	VDDIODDR	power	VDDIODDR	I	-	-	-	-	-	-	-
K10, M14, J9, G10, H12, E10, F8	K11, J11, F9, C10, E11, F8, F11, G13, H13	GNDIODDR	ground	GNDIODDR	I	-	-	-	-	-	-	-
H2, U3, P7, L12, E9, D7	G7, H4, D14, E14, L5	VDDCORE	power	VDDCORE	I	-	-	-	-	-	-	-
E12, F12, J11, K11, K6, K7	G11, E12, E13, H3, H7, H8, J3	GNDCORE	ground	GNDCORE	I	-	-	-	-	-	-	-
D4, F3	F4, E4	VDDIOP0	power	VDDIOP0	I	-	-	-	-	-	-	-
E3, F2	E5, F5	GNDIOP0	ground	GNDIOP0	1	_	-	-	-	-	-	-
N12, P12	N9, N10	VDDIOP1	power	VDDIOP1	1	-	-	-	-	-	-	-
M12, P11	M9, M10	GNDIOP1	ground	GNDIOP1	1	-	-	-	_	-	-	-
D9	-	VDDIOP2	power	VDDIOP2	1	-	-	-	-	-	-	-

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate	,	PIO Pei	ripheral			Reset State
				Signal	Dir	Signal	Dir	Func	Signal	Dir	10	(Signal, Dir,
											Set	PU, PD,
												HiZ, ST) (1)
D6	-	GNDIOP2	ground	GNDIOP2	1	-	-	_	-	-	-	-
N8	J7	VDDSDMMC	power	VDDSDMMC	1	-	-	-	-	_	-	-
R8	J8	GNDSDMMC	ground	GNDSDMMC	ı	_	-	_	_	-	-	_
НЗ	-	VDDISC	power	VDDISC	1	-	-	_	-	-	-	_
H5	-	GNDISC	ground	GNDISC	1	-	-	-	-	-	-	_
N13	M13	VDDFUSE	power	VDDFUSE	1	-	-	-	-	-	-	-
R5	P4	VDDPLLA	power	VDDPLLA	ı	-	-	-	_	-	-	-
T5	L6	GNDPLLA	ground	GNDPLLA	1	-	-	-	-	-	-	-
M4	K6	VDDAUDIOPLL	power	VDDAUDIOPLL	ı	-	-	-	-	-	-	-
Т3	J6	GNDDPLL	ground	GNDDPLL	1	-	-	-	-	-	-	-
T4	H6	GNDAUDIOPL L	ground	GNDAUDIOPLL	I	_	-	_	-	-	-	-
T8	P1	VDDAUDIOPLL	-	CLK_AUDIO	-	-	-	-	-	-	-	-
U9	N5	VDDOSC	_	XIN	-	-	-	-	-	-	-	_
U8	P5	VDDOSC	_	XOUT	-	-	-	-	-	-	-	-
N6	M7	VDDOSC	_	VDDOSC	-	-	-	-	_	-	-	-
P5	N6	GNDOSC	power	GNDOSC	1	-	-	-	-	-	-	-
P6	M6	VDDUTMII	power	VDDUTMII	1	-	-	_	_	-	-	-
R7	-	VDDHSIC	power	VDDHSIC	1	-	-	-	_	-	-	-
M6	L7	GNDUTMII	power	GNDUTMII	I	-	-	-	_	-	-	_
U10	N7	VDDUTMII	_	HHSDPA	1	-	-	-	_	-	-	_
T10	P7	VDDUTMII	_	HHSDMA	-	-	-	-	_	-	-	_
U11	N8	VDDUTMII	_	HHSDPB	-	-	-	-	_	-	-	_
T11	P8	VDDUTMII	_	HHSDMB	-	-	-	-	_	-	-	_
T12	_	VDDHSIC	_	HHSDPDATC	-	-	-	-	_	-	-	_
U12	_	VDDHSIC	_	HHSDMSTRC		-	-	-	_	-	-	_
M7	K7	VDDUTMIC	power	VDDUTMIC	1	-	-	_	-	-	-	-
R6	G5	GNDUTMIC	power	GNDUTMIC	1	-	-	-	_	-	-	_
T6	P6	VDDUTMIC	-	VBG	-	-	-	-	_	-	-	-
R4	D1	VDDBU	_	TST	-	-	-	-	_	-	-	_
T7	J5	VDDBU	-	NRST	-	-	-	-	-	-	-	-
R3	N3	VDDBU	_	JTAGSEL	-	-	-	_	_	-	_	_
R2	N1	VDDBU	_	WKUP	-	-	-	-	-	-	-	-
N2	-	VDDBU	_	RXD	-	-	-	-	_	-	-	_
T2	B1	VDDBU	-	SHDN	-	-	-	-	-	-	-	-
P3	N4	VDDBU	_	PIOBU0	-	-	-	_	_	-	-	_
M3	L4	VDDBU	-	PIOBU1	-	-	-	-	-	-	-	-
P2	M3	VDDBU	_	PIOBU2	-	-	-	-	_	-	-	-
P4	M4	VDDBU	-	PIOBU3	-	-	-	-	-	-	-	-
N4	J4	VDDBU	_	PIOBU4	_	-	-	-	_	-	-	_
M5	M5	VDDBU	_	PIOBU5	-	-	-	-	-	-	-	-
N5	_	VDDBU	_	PIOBU6	-	-	-	-	_	-	-	_

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate	,	PIO Pe	ripheral			Reset State
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	(Signal, Dir, PU, PD, HiZ, ST)
N3	-	VDDBU	-	PIOBU7	-	-	-	-	-	-	-	-
U5	K5	VDDBU	power	VDDBU	1	-	-	-	-	-	-	-
U4	N2	GNDBU	ground	GNDBU	1	-	-	-	-	-	-	-
U2	M1	VDDBU	_	XIN32	-	-	-	-	_	-	-	_
U1	M2	VDDBU	-	XOUT32	-	-	-	-	-	-	-	-
U6	P2	VDDBU	_	COMPP	ı	-	-	-	_	-	-	_
U7	P3	VDDBU	-	COMPN	1	-	-	-	-	-	-	-
D17	D12	DDRM_VDDQ <sup>(</sup>	-	ODT	I	_	-	-	-	-	-	-
A16, B16, C16, D16, E15, G17, J17, L16	B10, A12, D10, D11	DDRM_VDD	power	DDRM_VDD	1	_	-	-	-	-	-	-
E16	E7	DDRM_VDDL <sup>(2</sup> )	power	DDRM_VDDL <sup>(2)</sup>	I	_	-	-	-	-	-	_
F15, G15, H15, J15, K15, L15	A7, A13, A9, A11, B6, C12	DDRM_VDDQ <sup>(</sup> 2)	power	DDRM_VDDQ <sup>(2)</sup>	-	-	-	-	-	-	-	-
A17, B17, C17, D15, E14, F17, H17, L17	B14, A8, C11, C14, D8	DDRM_VSS	ground	DDRM_VSS	-	_	-	-	_	-	-	-
E17	D13	DDRM_VSSDL	ground	DDRM_VSSDL	1	-	-	-	_	-	-	_
F16, G16, H16, J16, K16, K17	A10, A14, B11, B12, B13, C13	DDRM_VSSQ	ground	DDRM_VSSQ	1	-	-	-	_	_	_	_
A12, A13, A14, A15, B11, B12, B13, B14, B15, C10, C11, C12, C13, C14, C15, D10, D11, D12, D13, D14, E13, F9, F10, F13, F14, G11, G13, G14, H11, H13, H14, J12, J13, J14, K12, K13, K14, L13, R12, T9	-	-	NC	_	_	-	_	-	_	-	-	-

#### Note:

- 1. Signal = 'PIO' if GPIO; Dir = Direction; PU = Pull-up; PD = Pull-down; HiZ = High impedance; ST = Schmitt Trigger
- 2. Refer to the DDR2-SDRAM datasheet for DDRM\_VDDQ and DDRM\_VDDL definitions. DDRM\_VDDQ/DDRM\_VDDL =  $1.8V \pm 0.1V$ .

### 6. DDR2-SDRAM Memory

The SAMA5D2 SIP is available with 128 Mbit, 512 Mbit or 1 Gbit DDR2-SDRAM memory options. For the features of these memories, see DDR2-SDRAM Features.


For power consumption, electrical characteristics and timings of these memories, refer to the datasheets referenced below on the manufacturer's website www.winbond.com.


Table 6-1. Memory Datasheet References


Density	Winbond Packaged PN	Datasheet Reference Number
128 Mbit	W9712G6KB25I	W9712G6KB
512 Mbit	W9751G6KB25I	W9751G6KB
1 Gbit	W971GG6SB25I	W971GG6SB

#### 7. Mechanical Characteristics

#### 7.1 289-ball TFBGA







			Common Dimensions		
		Symbol	MIN.	NOM	MAX.
Package :			SBS TFBGA		TFBGA
Body Size: X		E	14.000		
,	Y	D	14.000		
Ball Pitch :		e	0.800		
Total Thickness :		A			1.200
Mold Thickness :		М		0.530	Ref.
Substrate Thickness :		s		0.260	Ref.
Ball Diameter :				0.400	
Stand Off:		A1	0.270	-	0.370
Ball Width :		b	0.380	-	0.480
Package Edge Tolerance :		aaa	0.150		
Mold Parallelism :		ccc		0.200	
Coplanarity:		ddd		0.120	
Ball Offset (Package) :		eee		0.150	
Ball Offset (Ball) :		fff		0.080	
Ball Count : n		289			
Edge Ball Center to Center : X		E1	12.800		
	Y	D1		12.800	1

Table 7-1. 289-ball TFBGA Package Characteristics

Moisture Sensitivity Level	3
----------------------------	---

Table 7-2. Device and 289-ball TFBGA Package Weight

445	mg
-----	----

#### Table 7-3. Package Reference

JEDEC Drawing Reference	NA
J-STD-609 Classification	e8

#### Table 7-4. 289-ball TFBGA Package Information

Ball Land	0.450 mm ±0.05
Nominal Ball Diameter	0.4 mm
Solder Mask Opening	0.350 mm ±0.05
Solder Mask Definition	SMD
Solder	OSP

#### 7.2 196-ball TFBGA

For mechanical characteristics of the 196-ball TFBGA package, refer to the SAMA5D2 Series Datasheet, ref. no. DS60001476, available via <a href="https://www.microchip.com">www.microchip.com</a>.

# 8. Ordering Information

# Table 8-1. Ordering Information

Ordering Code	MRL	Package	Carrier Type	Operating Temperature Range
ATSAMA5D225C-D1M-CU	С	BGA196	Tray	-40°C to +85°C
ATSAMA5D225C-D1M-CUR			Tape & Reel	
ATSAMA5D27C-D5M-CU		BGA289	Tray	
ATSAMA5D27C-D5M-CUR			Tape & Reel	
ATSAMA5D27C-D1G-CU			Tray	
ATSAMA5D27C-D1G-CUR			Tape & Reel	
ATSAMA5D28C-D1G-CU			Tray	
ATSAMA5D28C-D1G-CUR			Tape & Reel	

# 9. Revision History

Table 9-1. SAMA5D2 SIP Datasheet, DS60001484A, September-2017 Revision History

Changes

First issue.

### The Microchip Web Site

Microchip provides online support via our web site at <a href="http://www.microchip.com/">http://www.microchip.com/</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### **Customer Change Notification Service**

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <a href="http://www.microchip.com/">http://www.microchip.com/</a>. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **Customer Support**

Users of Microchip products can receive assistance through several channels:


- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

# **Product Identification System**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Architecture:	ATSAMA5	= ARM Cortex-A5 CPU
Product Group:	D225	= 196-ball general-purpose microprocessor family
	D27	= 289-ball general-purpose
	D28	microprocessor family
Memory Type and Size:	D1M	= 128-Mbit DDR2 SDRAM
	D5M	= 512-Mbit DDR2 SDRAM
	D1G	= 1-Gigabit DDR2 SDRAM
Mask Revision:	С	
Package:	С	= BGA
Temperature Range:	U	= -40°C to +85°C (Industrial)
Carrier Type:	Blank	= Standard packaging (tray)
	R	= Tape and Reel

#### Examples:

• ATSAMA5D225C-D1M-CU = ARM Cortex-A5 general-purpose microprocessor, 128-Mbit DDR2 SDRAM, 196-ball, Industrial temperature, BGA Package.

**Note:** Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package

## **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the

operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

### **Legal Notice**

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-1587-9

# **Quality Management System Certified by DNV**

#### ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Asia Pacific Office	China - Xiamen	Austria - Wels
2355 West Chandler Blvd.	Suites 3707-14, 37th Floor	Tel: 86-592-2388138	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	Tower 6, The Gateway	Fax: 86-592-2388130	Fax: 43-7242-2244-393
Tel: 480-792-7200	Harbour City, Kowloon	China - Zhuhai	Denmark - Copenhagen
Fax: 480-792-7277	Hong Kong	Tel: 86-756-3210040	Tel: 45-4450-2828
Technical Support:	Tel: 852-2943-5100	Fax: 86-756-3210049	Fax: 45-4485-2829
http://www.microchip.com/	Fax: 852-2401-3431	India - Bangalore	Finland - Espoo
support	Australia - Sydney	Tel: 91-80-3090-4444	Tel: 358-9-4520-820
Web Address:	Tel: 61-2-9868-6733	Fax: 91-80-3090-4123	France - Paris
www.microchip.com	Fax: 61-2-9868-6755	India - New Delhi	Tel: 33-1-69-53-63-20
Atlanta	China - Beijing	Tel: 91-11-4160-8631	Fax: 33-1-69-30-90-79
Duluth, GA	Tel: 86-10-8569-7000	Fax: 91-11-4160-8632	France - Saint Cloud
Tel: 678-957-9614	Fax: 86-10-8528-2104	India - Pune	Tel: 33-1-30-60-70-00
Fax: 678-957-1455	China - Chengdu	Tel: 91-20-3019-1500	Germany - Garching
Austin, TX	Tel: 86-28-8665-5511	Japan - Osaka	Tel: 49-8931-9700
Tel: 512-257-3370	Fax: 86-28-8665-7889	Tel: 81-6-6152-7160	Germany - Haan
Boston	China - Chongqing	Fax: 81-6-6152-9310	Tel: 49-2129-3766400
Westborough, MA	Tel: 86-23-8980-9588	Japan - Tokyo	Germany - Heilbronn
Tel: 774-760-0087	Fax: 86-23-8980-9500	Tel: 81-3-6880- 3770	Tel: 49-7131-67-3636
Fax: 774-760-0088	China - Dongguan	Fax: 81-3-6880-3771	Germany - Karlsruhe
Chicago	Tel: 86-769-8702-9880	Korea - Daegu	Tel: 49-721-625370
Itasca, IL	China - Guangzhou	Tel: 82-53-744-4301	Germany - Munich
Tel: 630-285-0071	Tel: 86-20-8755-8029	Fax: 82-53-744-4302	Tel: 49-89-627-144-0
Fax: 630-285-0075	China - Hangzhou	Korea - Seoul	Fax: 49-89-627-144-44
Dallas	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Rosenheim
Addison, TX	Fax: 86-571-8792-8116	Fax: 82-2-558-5932 or	Tel: 49-8031-354-560
Tel: 972-818-7423	China - Hong Kong SAR	82-2-558-5934	Israel - Ra'anana
Fax: 972-818-2924	Tel: 852-2943-5100	Malaysia - Kuala Lumpur	Tel: 972-9-744-7705
Detroit	Fax: 852-2401-3431	Tel: 60-3-6201-9857	Italy - Milan
Novi, MI	China - Nanjing	Fax: 60-3-6201-9859	Tel: 39-0331-742611
Tel: 248-848-4000	Tel: 86-25-8473-2460	Malaysia - Penang	Fax: 39-0331-466781
Houston, TX	Fax: 86-25-8473-2470	Tel: 60-4-227-8870	Italy - Padova
Tel: 281-894-5983	China - Qingdao	Fax: 60-4-227-4068	Tel: 39-049-7625286
Indianapolis	Tel: 86-532-8502-7355	Philippines - Manila	Netherlands - Drunen
Noblesville, IN	Fax: 86-532-8502-7205	Tel: 63-2-634-9065	Tel: 31-416-690399
Tel: 317-773-8323	China - Shanghai	Fax: 63-2-634-9069	Fax: 31-416-690340
Fax: 317-773-5453	Tel: 86-21-3326-8000	Singapore	Norway - Trondheim
Tel: 317-536-2380	Fax: 86-21-3326-8021	Tel: 65-6334-8870	Tel: 47-7289-7561
Los Angeles	China - Shenyang	Fax: 65-6334-8850	Poland - Warsaw
Mission Viejo, CA	Tel: 86-24-2334-2829	Taiwan - Hsin Chu	Tel: 48-22-3325737
Tel: 949-462-9523	Fax: 86-24-2334-2393	Tel: 886-3-5778-366	Romania - Bucharest
Fax: 949-462-9608	China - Shenzhen	Fax: 886-3-5770-955	Tel: 40-21-407-87-50
Tel: 951-273-7800	Tel: 86-755-8864-2200	Taiwan - Kaohsiung	Spain - Madrid
Raleigh, NC	Fax: 86-755-8203-1760	Tel: 886-7-213-7830	Tel: 34-91-708-08-90
Tel: 919-844-7510	China - Wuhan	Taiwan - Taipei	Fax: 34-91-708-08-91
New York, NY	Tel: 86-27-5980-5300	Tel: 886-2-2508-8600	Sweden - Gothenberg
Tel: 631-435-6000	Fax: 86-27-5980-5118	Fax: 886-2-2508-0102	Tel: 46-31-704-60-40
San Jose, CA	China - Xian	Thailand - Bangkok	Sweden - Stockholm
Tel: 408-735-9110	Tel: 86-29-8833-7252	Tel: 66-2-694-1351	Tel: 46-8-5090-4654
Tel: 408-436-4270	Fax: 86-29-8833-7256	Fax: 66-2-694-1350	UK - Wokingham
Canada - Toronto			Tel: 44-118-921-5800
Tel: 905-695-1980			Fax: 44-118-921-5820
Fax: 905-695-2078			