
root
: Root
system
: System
l2bus
: L2XBar
cpu_side_ports
mem_side_ports
system_port
l1i
: Cache
mem_side
cpu_side
l1d
: Cache
mem_side
cpu_side
membus
: SystemXBar
mem_side_ports
cpu_side_ports
cpu
: X86TimingSimpleCPU
interrupts
: X86LocalApic
pio
int_responder
int_requestor
icache_port
dcache_port
mem_ctrl
: MemCtrl
port
l2
: Cache
mem_side
cpu_side