HTAX Regressions

Name: Sai Manish Gopu UIN: 334003269

TEST CASES

Short Packet Random Test

```
*Z:\csce_616\lab-10-SaiManishGopu\lab10\test\short_packet_random_test.sv - Notepad++
 File Edit Search View Encoding Language Settings Tools Macro Run Plugins
                                                                                                    Window
 🔚 medium packet_fixed_vc_test.sv 🖾 🔚 medium packet_random_test.sv 🖾 🔚 short_packet_fixed_vc_test.sv 🚨 🛗 short_packet_random_test.sv 🗵 🛗 short_packet_short_dele 🕩
           T
            Colass short_packet_random_vsequence extends htax_base_vseq;

'uvm_object_utils(short_packet_random_vsequence)
htax_packet_c req[4];

function new (string name = "short_packet_random_vsequence");

super_new(name);

req[0] = new();

req[1] = new();

req[2] = new();

req[3] = new();

endfunction : new
task body();
       I
                 repeat(500) begin
                   fork

'uvm_do_on_with(req[0], p_sequencer.htax_seqr[0], (req[0].length inside {[3:10]};));

'uvm_do_on_with(req[1], p_sequencer.htax_seqr[1], (req[1].length inside {[3:10]};));

'uvm_do_on_with(req[2], p_sequencer.htax_seqr[2], (req[2].length inside {[3:10]};));

'uvm_do_on_with(req[3], p_sequencer.htax_seqr[3], (req[3].length inside {[3:10]};));

join
               end
endtask : body
ndclass : short_packet_random_vsequence
Verilog file
                                               length: 1,759 lines: 48
                                                                                         Ln:33 Col:20 Pos:1,270
                                                                                                                                           Unix (LF)
                                                                                                                                                                UTF-8
                                                                                                                                                                                       IN
```

Fixed Length Fixed Delay Test

Medium Packet Random Test

```
*Z:\csce_616\lab-10-SaiManishGopu\lab10\test\medium_packet_random_test.sv - Notepad++
   File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window
    3 🖆 🗎 😘 🕞 🖟 🕍 🖟 🐚 🖒 ⊃ c im 🐈 🔍 🤜 🖫 🖘 1 🏣 🖫 🕦 🐧 🖆 ⊙ i 🗉 🗈 🖼
   📙 medium_packet_fixed_vc_test.sv 🛽 📙 medium_packet_random_test.sv 🗵 📙 short_packet_fixed_vc_test.sv
                                       "uvm_component_utils(medium_packet_random_test)
function new (string name, uvm_component parent);
    super.new(name, parent);
    endfunction : new
function void build phase (uvm_phase phase);
    uvm_config wrapper::set(this "tb.vsequencer.run_phase", "default_sequence", medium_packet_random_vsequence::type_id::get());
    super.build_phase(phase);
    endfunction : build_phase
task run_phase(uvm_phase phase);
    super.run_phase(phase);
    su
                             class medium packet random test extends base test;
                  ľ
                  1
                                 ndclass : medium_packet_random_test
                            class medium_packet_random_vsequence extends htax_base_vseq;
Verilog file
                                                                                                                length: 1,774 lines: 49
                                                                                                                                                                                                                  Ln:21 Col:5 Pos:847
                                                                                                                                                                                                                                                                                                                                      Unix (LF)
                                                                                                                                                                                                                                                                                                                                                                                       UTF-8
                                                                                                                                                                                                                                                                                                                                                                                                                                            IN
```

Long Packet Random Test

```
*Z:\csce_616\lab-10-SaiManishGopu\lab10\test\long_packet_random_test.sv - Notepad++
 File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
 3 🚽 🗎 🔓 😘 🖓 🔏 🖟 🛍 🖟 🕩 🖍 🕩 🕒 🗩 C | ## 🗽 | 🔍 🤏 | 🖫 ⋤ 🖺 🖺 🗗 🔑 📨 💌 🕟 🗷 🗈 🗩
🔚 long_packet_short_delay_test.sv 🛽 님 long_packet_random_test.sv 🗵 님 long_packet_fixed_vc_test.sv 🗵 님 medium_packet_fixed_vc_test 📢 🕨
          class long_packet_random_test extends base_test;
    `uvm_component_utils(long_packet_random_test)
                  function new (string name, uvm_component parent);
   super.new(name, parent);
                  endfunction : new
function void build_phase(uvm_phase phase);
                  uvm_config_wrapper::set(this,"tb.vsequencer.run_phase", "default_sequence", long_packet_random_vseque super.build_phase(phase); endfunction : build_phase
        Ī
  14
15
                 task run_phase(uvm_phase phase);
                    super.run_phase(phase);
                  "uvm_info(get_type_name(),"Starting long packet random test",UVM_NONE)
endtask : run_phase
           endclass : long_packet_random_test
            23
24
         class long packet random vsequence extends htax base vseq;
               `uvm_object_utils(long_packet_random_vsequence)
rand int port;
               htax_packet_c req[4];
  29
30
        function new (string name = "long_packet_random_vsequence");
                  super.new(name);
                 req[0] = new();
req[1] = new();
req[2] = new();
req[3] = new();
               endfunction : new
  36
37
               task body();
                  repeat(500) begin
                    rork
'uvm_do_on_with(req[0], p_sequencer.htax_seqr[0] , {req[0].length inside {[40:50]};});
'uvm_do_on_with(req[1], p_sequencer.htax_seqr[1] , {req[1].length inside {[40:50]};});
'uvm_do_on_with(req[2], p_sequencer.htax_seqr[2] , {req[2].length inside {[40:50]};});
'uvm_do_on_with(req[3], p_sequencer.htax_seqr[3] , {req[3].length inside {[40:50]};});
  40
  43
44
                    join
               endtask : body
Verilog file length : 1,774 lines : 50
                                                       Ln:3 Col:41 Pos:141
                                                                                                          Unix (LF)
                                                                                                                                UTF-8
                                                                                                                                                       IN
```

Short Packet Short Delay Test

```
*Z:\csce_616\lab-10-SaiManishGopu\lab10\test\short_packet_short_delay_test.sv - Notepad++
      Edit Search View Encoding Language Settings Tools Macro Run Plugins Window
 3 🚽 🗎 😘 😘 🕹 🕹 😘 🛍 🕽 C i 🛎 🛬 🔍 🤏 🖫 ⋤ 🖺 🕦 👰 🖹 🗷 🔘 🗩 🗈 🗷
🔡 medium_packet_fixed_vc_test.sv 🗵 🔡 medium_packet_random_test.sv 🗵 🔡 short_packet_short_delay_test.sv 🗵 🔡 short_packet_fixed_vc_test.sv 🗵 🔡 short_packet_rando
           super.new(name, parent);
                  super.new(name, parener,
endfunction : new
function void build_phase(uvm_phase phase);
    uvm_config_wrapper::set(this,"tb.vsequencer.run_phase", "default_sequence", short_packet_short_delay_vsequence::type_id::get());
    super.build_phase(phase);
endfunction : build_phase
teak_mum_phase(uvm_phase);
                super.run_phase(phase);

'uvm_info(get_type_name(),"Starting short packet short delay test",UVM_NONE)
endtask: run_phase
dclass: short_packet_short_delay_test
             super.new(name);
req[0] = new();
req[1] = new();
req[2] = new();
req[3] = new();
                      lowm_do_on_with (req[0],p_sequencer.htax_seqr[0] , {req[0].length inside {[3:10]} ; req[0].delay > 5;});
lumm_do_on_with (req[1],p_sequencer.htax_seqr[1] , {req[1].length inside {[3:10]} ; req[1].delay > 5;});
lumm_do_on_with (req[2],p_sequencer.htax_seqr[2] , {req[2].length inside {[3:10]} ; req[2].delay > 5;});
lumm_do_on_with (req[3],p_sequencer.htax_seqr[3] , {req[3].length inside {[3:10]} ; req[3].delay > 5;});
              endclass : short packet short delay vsequence
                                                   length: 1,893 lines: 49
                                                                                                Ln:43 Col:11 Pos:1,818
                                                                                                                                                     Unix (LF)
                                                                                                                                                                            UTF-8
Verilog file
                                                                                                                                                                                                     IN
```

Medium Packet Short Delay Test

```
*Z:\csce_616\lab-10-SaiManishGopu\lab10\test\medium_packet_short_delay_test.sv - Notepad++
 File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
 📑 medium_packet_fixed_vc_test.sv 🖸 🛗 medium_packet_random_test.sv 🖸 🛗 medium_packet_short_delay_test.sv 🗵 📑 short_packet_fixed_vc_test.sv 🚨 🛗 short_packet_fixed_vc_test.sv
        super.new(name, parent);
endfunction : new
function void build_phase(uvm_phase phase);
    uvm_config_wrapper::set(this,"tb.vsequen
    super.build_phase(phase);
endfunction : build_phase
task_run_phase(uvm_phase phase);
       1
                                                                       encer.run_phase", "default_sequence", medium_packet_short_delay_vsequence::type_id::get());
                      super.run phase (phase);
                       "uvm_info(get type_name(),"Starting medium packet short delay test",UVM_NONE)
ask : run_phase
              ndclass : medium_packet_short_delay_test
           super.new(name);
               super.new(name)
req[0] = new();
req[1] = new();
req[2] = new();
req[3] = new();
endfunction : new
               task body();
                      eat(500) begin
                    vorm do_on_with (req[0],p_sequencer.htax_seqr[0],(req[0].length inside ([10:40]); req[0].delay > 5;));
vurm do_on_with (req[1],p_sequencer.htax_seqr[1],(req[1].length inside ([10:40]); req[1].delay > 5;));
vurm do_on_with (req[2],p_sequencer.htax_seqr[2],(req[2].length inside ([10:40]); req[2].delay > 5;));
vurm_do_on_with (req[3],p_sequencer.htax_seqr[3],(req[3].length inside ([10:40]); req[3].delay > 5;));
                 ndtask : body
           endclass : medium packet short delay vsequence
                                                length: 1,890 lines: 45
                                                                                         Ln: 43 Col: 17 Pos: 1,843
                                                                                                                                           Unix (LF)
Verilog file
```

Long Packet Short Delay Test

```
*Z:\csce_616\lab-10-SaiManishGopu\lab10\test\long_packet_short_delay_test.sv - Notepad++
 File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
 🔚 long_packet_short_delay_test.sv 🔀 🔚 long_packet_random_test.sv 🔀 📙 long_packet_fixed_vc_test.sv 🔀 💾 medium_packet_fixed_vc_test 📢 🕨
          class long_packet_short_delay_test extends base_test;
    `uvm_component_utils(long_packet_short_delay_test)
                 function new (string name, uvm_component parent);
                      super.new(name, parent);
                 super.new(name, parent),
endfunction : new
function void build_phase(uvm_phase phase);
        ī
                     uvm_config_wrapper::set(this,"tb.vsequencer.run_phase", "default_sequence", long_packet_short delay v
                      super.build_phase(phase);
        ı
                 endfunction : build_phase
                 task run_phase(uvm_phase phase);
                   super.run_phase(phase);
                      `uvm_info(get_type_name(), "Starting long packet short delay test", UVM_NONE)
                 endtask : run_phase
          endclass : long_packet_short_delay_test
            class long_packet_short_delay_vsequence extends htax_base_vseq;
    `uvm_object_utils(long_packet_short_delay_vsequence)
    rand int port;
 24
              htax_packet_c req[4];
             function new (string name = "long packet_short_delay_vsequence");
                 super.new(name);
                req[0] = new();
req[1] = new();
req[2] = new();
req[3] = new();
              endfunction : new
              task body();
                 // Exectuing 10 TXNs on ports {0,1,2,3} randomly repeat(500) begin
                   rork
'uvm_do_on_with (req[0],p_sequencer.htax_seqr[0] , {req[0].length inside {[40:50]} ; req[0].delay > 5;}
'uvm_do_on_with (req[1],p_sequencer.htax_seqr[1] , {req[1].length inside {[40:50]} ; req[1].delay > 5;}
'uvm_do_on_with (req[2],p_sequencer.htax_seqr[2] , {req[2].length inside {[40:50]} ; req[2].delay > 5;}
'uvm_do_on_with (req[3],p_sequencer.htax_seqr[3] , {req[3].length inside {[40:50]} ; req[3].delay > 5;}
       ī
                   join
 44
                 end
              endtask : body
          endclass : long_packet_short_delay_vsequence
Verilog file length: 1,946 lines: 47
                                                    Ln:2 Col:24 Pos:100
                                                                                                       Unix (LF)
                                                                                                                            UTF-8
                                                                                                                                                  IN
```

Short Packet Fixed VC Test

```
*Z:\csce_616\lab-10-SaiManishGopu\lab10\test\short_packet_fixed_vc_test.sv - Notepad++
 File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window
 3 🚅 🖶 😘 😘 🕍 🖟 🛍 🖒 📹 🖢 🕻 📹 🚍 🖺 🖫 🗗 🖺 🖫 🚳 🔘 🗷 🗷 🗎 🖼
           m_packet_fixed_vc_test.sv 🗵 🔚 medium_packet_random_test.sv 🗵 남 short_packet_fixed_vc_test.sv 🗵
           ncer.run phase", "default_sequence", short packet_fixed_vc_vsequence::type_id::get());
       情
            class short_packet_fixed_vc_vsequence extends htax_base_vseq;
    'uvm_object_utils(short_packet_fixed_vc_vsequence)
    htax_packet_c req[4];
    function new (string name = "short_packet_fixed_vc_vsequence");
    super.new(name);
              tork

wwm_do_on_with(req[0], p_sequencer.htax_seqr[0] , {req[0].length inside {[3:10]} ; req[0].vc == vc_;});

wwm_do_on_with(req[1], p_sequencer.htax_seqr[1] , {req[1].length inside {[3:10]} ; req[1].vc == vc_;});

wwm_do_on_with(req[2], p_sequencer.htax_seqr[2] , {req[2].length inside {[3:10]} ; req[2].vc == vc_;});

wwm_do_on_with(req[3], p_sequencer.htax_seqr[3] , {req[3].length inside {[3:10]} ; req[3].vc == vc_;});
               join
end
endtask : body
            endclass : short_packet_fixed_vc_vsequence
                                                length: 1,897 lines: 48
                                                                                           Ln:33 Col:20 Pos:1.285
                                                                                                                                                                  UTF-8
                                                                                                                                                                                         IN
Verilog file
                                                                                                                                             Unix (LF)
```

Medium Packet Fixed VC Test

```
*Z:\csce_616\lab-10-SaiManishGopu\lab10\test\medium_packet_fixed_vc_test.sv - Notepad++
 🔚 medium_packet_fixed_vc_test.sv 🗵 🔡 medium_packet_random_test.sv 🗵 🔡 short_packet_fixed_vc_test.sv
            T.
             class medium_packet_fixed_vc_vsequence extends htax_base_vseq;
    'uvm_object_urils(medium_packet_fixed_vc_vsequence)
    htax_packet_c req[4];
function new (string name = "medium_packet_fixed_vc_vsequence");
    super.new(name);
    req[0] = new();
    req[2] = new();
    req[3] = new();
    endfunction : new
                task body();
                   repeat(500) begin
bit [1:0] vc_;
vc_ = $urandom_range(1,2);
fork
                       fork

'uvm_do_on_with(req[0], p_sequencer.htax_seqr[0] , {req[0].length inside {[10:40]} ; req[0].vc == vc_;});


'uvm_do_on_with(req[1], p_sequencer.htax_seqr[1] , {req[1].length inside {[10:40]} ; req[1].vc == vc_;});

'uvm_do_on_with(req[2], p_sequencer.htax_seqr[2] , {req[2].length inside {[10:40]} ; req[2].vc == vc_;});

'uvm_do_on_with(req[3], p_sequencer.htax_seqr[3] , {req[3].length inside {[10:40]} ; req[3].vc == vc_;});


join
                   dtask : body
                dclass : medium packet fixed vc vsequence
                                                     length: 1,912 lines: 49
                                                                                                   Ln: 47 Col: 3 Pos: 1,868
                                                                                                                                                          Unix (LF)
                                                                                                                                                                                                          IN
Verilog file
```

Long Packet Fixed VC Test




BUG REPORT


Regression Summary



Xrun.log



Error Message




Debug Process

I ran multiple regressions with random seed number. Finally for the seed number 961847974 the test case fixed length fixed delay test failed and all other tests passed.

When the test case fixed_length_fixed_delay_test is ran isolated with the same seed number. It gave below error message. It says that the assertion assert_eot_timeout_check has failed.

To analyse this, I opened the simvision waveform which came out as below,



In the above waveform,

The signal rx_eot has not rised eventhough the transaction is tx_eot is raised which indicates the end of transaction. This could the reason for the assertion failure. When traced, it is found that the tx_eot signal value comes from signal eot out from the htax outport mux data from design folder. When the

htax_outport_mux_data is analysed, I came to know that the eot_out is coming from another signal selected_eot and selected_eot signal is assigned the value as selected_eot = $|(eot_in \& inport_sel_reg) \& \sim (\&(eot_in))$; if the if condition is satisfied i.e., true. But ideally this should not be the case.

It appears that the RX side receives the rx_sot signal, and data becomes visible, but the rx_eot signal fails to appear. The absence of rx_eot is attributed to the added term $\&\sim(\&(eot_in))$ in the assignment of selected_eot. This issue arises when all RX ports simultaneously request a transaction, and the packet length and delay are identical. In this scenario, all bits in eot_in[3:0] are expected to be high (indicated as 'F' in the waveform). However, as eot_in[3:0] goes high, $\sim(\&(eot_in))$ goes low. Consequently, when this low value is combined with other terms through bitwise AND, the result is zero.

The signals eot out and selected eot from the htax outport mux data design file is as below

```
// Muxes for data, eot, sot
      ifdef ASYNC_RES
     always @ (posedge clk or negedge res_n) `else always @ (posedge clk) `endif
     begin
           if (!res_n)
           begin
                 data out <= {WIDTH {1'b0}};
                 sot_out <= {VC {1'b0}};
eot_out <= 1'b0;
                 begin
  (* full_case *) (* parallel_case *)
                 casex (inport sel reg)
                       4'bixxx: data_out <= data_in[((4*WIDTH)-1):(3*WIDTH)];
4'bixxx: data_out <= data_in[((3*WIDTH)-1):(2*WIDTH)];
4'bxxxl: data_out <= data_in[((2*WIDTH)-1):(1*WIDTH)];
4'bxxxl: data_out <= data_in[((1*WIDTH)-1):(0*WIDTH)];</pre>
                  if ((|inport_sel && !any_gnt) )
                        sot_out <= selected sot;
                 | sot_out <= {VC{1'b0}};
if (|inport sel reg && (!eot out || (|selected sot && (|inport sel && !any qnt) )))
                       eot_out <= selected_eot;
                       eot out <= 1'b0;
endmodule
    reg any_gnt_reg;
reg [NUM_PORTS-1:0] inport_sel_reg;
    reg [VC-1:0]selected_sot;
wire selected_eot;
    begin
(* full_case *) (* parallel_case *)
          casex (inport_sel)
4'blxxx: selected_sot = sot_in[((4*VC)-1):(3*VC)];
                4'bx1xx: selected_sot = sot_in[((3*VC)-1):(2*VC)];
4'bxx1x: selected_sot = sot_in[((2*VC)-1):(1*VC)];
4'bxxx1: selected_sot = sot_in[((1*VC)-1):(0*VC)];
    assign selected_eot = | (eot_in & inport_sel_reg) & ~(&(eot_in));
     `ifdef ASYNC_RES
    always @ (posedge clk or negedge res_n) `else
always @ (posedge clk) `endif
          (!res_n) begin
       inport_sel_reg <= {NUM_PORTS{1'b0}};
any_gnt_reg <= 0;
and else begin</pre>
       any gnt reg <= any gnt;
       //if(any_gnt_reg)
inport_sel_reg <= inport_sel;</pre>
```

Recommended Fix for the Bug:


The bug can fixed by making modification to the selected eot assign statement by removing \sim (&(eot in)).

Therefore, the correct logic for selected eot is


```
assign selected eot = |(eot in & inport sel reg);
```

COVERAGE REPORT


Test Coverage




Assertion Coverage of TX and RX:




Code Coverage




Functional Coverage




Length




vc




dest port




dest_port and vc




length and vc




length and dest port



vc_req



outport req



vc_gnt

