

Arithmetic Logic Unit

i)

10 Instructions : A & B are 32 Bit Binary Numbers

④ → Arithmetic

② → Logic

③ → Shifting

ADD → $A + B$

XOR → $A \wedge B$

SLL → Shift Left Logic

SUB → $A - B$

AND → $A \& B$

SRL → Shift Right Logic

SLT → Set Less Than

OR → $A | B$

SRA → Shift Right Arithmetic

SLTU → Set Less Than Unsigned

ii)

SLTU → Set Less Than Unsigned

$A < B \Rightarrow$ Output = 1

$A > B \Rightarrow$ Output = 0

If we do subtraction $A < B$ MSB → 1
→ -ve number

$A > B \Rightarrow A - B \Rightarrow +ve$

↓
MSB = 0

SLTU → MSB of Subtraction Operation

Sign P 2's Complement

$A \Rightarrow 100$ (+ve) → 4

$B \Rightarrow 010$ (+ve) → 2

$A - B \Rightarrow A + 2B + 1 \Rightarrow 100 + 101 + 1$

$\Rightarrow 1001 + 1$

Carry → 010 → 2

$4 - 2 = 2$

→ unsigned subtraction

→ $A + 2B + 1$

Result → MSB 32nd Bit. → +ve number
→ -ve number

iii)

SLT logic → Set Less Than for Signed numbers

A → Operand 1

B → Operand 2

MSB of these numbers are sign Bit

	Operand 1 (31)	Operand 2 (31)	Result
0 → 31	0	0 → 0,0	Both are +ve (SLTU)
↑ P Bit 32 nd Bit	0	1 → 0,1	$A - B \Rightarrow +ve - (-ve) \Rightarrow +ve +ve = 0$
	1	0 → 1,0	$A - B \Rightarrow -ve - (+ve) \Rightarrow -ve$ 1
	1	1 → 1,1	$A - B \Rightarrow (-ve) - (-ve) \Rightarrow +ve -ve$ B-A → SLTU
			↓ B-A = B < A → 1 B > A → 0
			↓ A < B → 1 A > B → 0

Now, let's implement hardware on these 4 arithmetic instructions

Hardware Implementation

i) let us consider a 32-bit Adder




ADD $\Rightarrow A + B + 0$

SUB $\Rightarrow A + \neg B + 1$


When $C_n = 1 \Rightarrow \neg B$

for SUB

So XOR Gate is used



for SLT you need to extract MSB(31) $\Rightarrow 1$ (A < B) 0 A > B



Hardware Implementation for Arithmetic Operations in ALU

2-bit Adder

3-bit Adder

32-bit Adder

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

A	B	Cin	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	0

When number of 1 is odd

output is 1

\hookrightarrow XOR Gate

$$A \oplus B \oplus C = S$$

From (i) & (ii)

When $A=1, B=1$ C is

output 1 - don't care

A = B

When $A \neq B$ are 01 & 10

if C is 1

output +1



if C is 0 output

$$\text{Sum} = A \oplus B \oplus C$$


$$\text{Carry} = (A \cdot B) + (A \oplus B) \cdot C$$

$$C = (A \oplus B) \cdot C$$

Full adder



we need to implement a 4bit adder




Implement this for 32 Bits

Ripple Carry Adder Circuit

①
2 4
3 9
—
3

xor
or
and



Shifting Operations:

Number Range :

A B C D

A0 → a
B0 → b
C0 → c
D0 → d

one-one mapping

00 → a
01 → b
10 → c
11 → d

Binary

One Hot Encoding

$n \Rightarrow \log_2 n$ for rep

3 bit value → 8 (000 - 111) (0 - 7)

5 bit value → 32 (00000 - 11111) (0 - 31)

→ Important Point

Shifting Operation

32-Bit number (not circular shifting) \rightarrow DSA Padko balawas matkon mase

32 Times shift \Rightarrow Output = zero

\downarrow
5 Bits

1) SLL: Shift Left logic Op1 & Op2 Both are 32 Bit

32 Bit (Op1) \times (Op2) 5 bits are enough rest are not needed

Op2 is Number of times we need to shift

2) SLL: (Op1) \gg (Op2) \Rightarrow 32 Bit 5 Bit (27 Bits are truncated & Result)


3) SRA: Shift Right arithmetic \rightarrow most significant bit
Shifting same as the SRL logic but the MSB doesn't change

0011 \Rightarrow 2 time shift \Rightarrow SRL 0010 \Rightarrow SRA 1010

\hookrightarrow MSB \Rightarrow ① \hookrightarrow MSB Doesn't change but involves in shifting

How to implement a hardware level logic for this circuit.

① SLL



32x5 Muxes
P Select line
Input

op[31]

0000 0
0000 1
=


Shift use 32 Bit Shift

\hookrightarrow it is a sequential circuit

clock \Rightarrow flipflops \Rightarrow Instruction Execut in Clock Cycle


\rightarrow 32 Multiplexers are Required
 \rightarrow This is Required for single clock cycle execution

\Rightarrow 32 Flipflops \Rightarrow 32 Clock Cycles



SRL + SRA + SLT > all in same hardware

SRL & SRA should be together Both have some func3 func3[5]




for SRA only MSB doesn't change But rest all remain same func3[5] = 1
 $SRL \leftarrow \text{Sign Bit} \leftarrow \text{SRA}$

Op	A	B	Y
A=0 => 0	0	0	0
A=1 => 1	0	1	1
	1	0	1
	1	1	1

$\text{Op} 0 \Rightarrow \text{SRA} \Rightarrow \text{001}$
 $\text{Op} 1 \Rightarrow \text{SRL} \Rightarrow \text{001}$
 $\text{Op} 2 \Rightarrow \text{SRL} \Rightarrow \text{001}$
 $\text{Op} 3 \Rightarrow \text{SRL} \Rightarrow \text{001}$


MSB = 0 $\text{func3[5]} = 0$
 Same as SRL $\text{func3[5]} = 1$
 MSB = 1 & $\text{func3[5]} = 1$
 SRA MSB remains
 Operad = 32 Bit
 MSB = 0 $\text{Op} 0$
 MSB = 1 $\text{Op} 1$
 Result



31 muxes same as SRL


$\text{func3[5]} = 0$ $\text{AND} = 0$ OR
 $\text{func3[5]} = 1 \rightarrow \text{MSB} = 0$ if 0 $\rightarrow 2^{\text{nd}}$ input
 $\text{MSB} = 1$ $\text{AND} = 0$
 OR = 1

func3 is used when
 Some hardware for both instructions
 SUB
 XOR
 SLT
 SLTU
 Arithmetic
 Logic
 Shift








0 \rightarrow Arithmetic + SRL
 1 \rightarrow Logic + SRA

Logic enable = 1
 2 = 1



8n



0 -> left

1 -> right shift

SLL -> 32 Mux
SRL -> 32 Mux
32x5 Mux

By adding 32x5 you can reduce 32x5 Mux
where takes more than
 $40 \log^2$ nodes