


	Arithemotic Logic Unit?				
³)	10 Instructions:		3it Binory AS	Jumbers	
	(y -) Arithomets		•		9
				SLL -> Smitt le	
	ADD => A+B ? Birosy	ur en	18 B SRI -> Shift Right logic		
	SIT => set less than			SRA -> Shift R	
	SITU => Sel less tha				
			5	ingual P 2's Co	mplement
1?)	SITUE) Set liess That Unsigned		A) 000 (tve) > 4		
	ACB >) Output =1		B=) 010 (+ve)=) 2		
	A>B-) Output ? C)	A-B >) A +NB+) => 100 + 101 +1		
	il we at sacopostype			≥> X 607	21 + 1
	A>B") A-B =>+Ve	Cieronimboo	4-2 = 3	unsigned Sub	3010 32
	NSG 20			unsigned Sub	stacton
	atus MSBOF SUB	acton Operation	4 A +NO+1 1 tre number		
		Result >> MSB 32nd Bit. On Pumber			
			•		
800	527 logic >> Set less than for signed numbers				
	A=> Operand B>> Operand Z				
	MSB of those numbers one sign Poit				
	operand [31]				
0731	0	0 300		ve (stru)	
Par ar	9B1 1	1 2001		a-(-ve) atue tue	0
6	(0,16	(A-B) -	16-G100) -)-1e	1
)	しうい		p) _ (-ve)=> tve-ve	B-A = 5170
				J	(B <a>)-1)
	ACB 1 (NSCTO) ACB2) 1				
	A 76 > 10				
	And the State area to have been to one the smale of the s				
	Now, lets implement hardware ou those 4 arithmetic instructions				







SAL + SRA+SIL) soll in some hadrone Sel & soft should be togethe Both have somefults funct 7[8] 0860) op(i) SRC implementat ... for some only MSB dosn't chops But bett all venain same funda (5) (1) SRLE OF By Bit C LSPA Furct7(5) =0 MSB 20 (011 =) 00 (SPL 1 Operad => 32 B.t (MSB 2) 0137 of MSB 2216 forches)==1 1 8 18 1 By Obychie - मिलर्रा 0 32 Bis 31 muxos some of SPL mers of forther for Both incheful

Finally (2) Frath) Source hordware for Both incheful

Finally (2) Frath) function 12:0 (Amp = = 0 OR tyana): 1 1 mgs 0 if 0 >> 2 input 4AND= :0 0-) Arthretic escl fre 3(1) -) APP/SUB 17 logic +SNA Arithemetic 2001 xon SLT Endol 2:0 -> SI[->SRL logic crable

