


EE2001-Tutorial 7 Date: 13th March 2018 Registers and Counters

- 1) Two ways for implementing a serial adder (A + B) is shown. It is necessary to modify the circuits to convert them to serial subtractors (A - B).
- (a) Using the left-sided circuit, show the changes needed to perform A + 2's complement of B. (b) Using the right-sided circuit, show the changes needed by modifying the corresponding state table from an adder to a subtractor circuit.









The next state a(t+1) is decided by y and n

Assuming the J-K flipflopis set initially. It will behave as a Subtractor circuit.


2) (i) Design a serial 2's complementer with a shift register and a flip-flop. The binary number is shifted out from one side and it's 2's complement shifted into the other side of the shift register.

(ii) A binary ripple counter uses flip-flops that trigger on the positive-edge of the clock. What will be the count if (a) the normal outputs of the flip-flops are connected to the clock and (b) the complement outputs of the flip-flops are connected to the clock?






- 3) (i) Draw the logic diagram of a four-bit binary ripple countdown counter using
- (a) flip-flops that trigger on the positive-edge of the clock and
- (b) flip-flops that trigger on the negative-edge of the clock.
- (ii) Show that a BCD ripple counter can be constructed using a four-bit binary ripple counter with asynchronous clear and a NAND gate that detects the occurrence of count 1010.



- 4) (i) How many flip-flop will be complemented in a 10-bit binary ripple counter to reach the next count after the following counts?
- (a) 1001100111
- (b) 1111000111
- (c) 0000001111
- (ii) A flip-flops has a 3 ns delay from the time the clock edge occurs to the time the output is complemented. What is the maximum delay in a 10-bit binary ripple counter that uses these flip-flops? What is the maximum frequency at which the counter can operate reliably?
- (a) Add I to the Sequence Sothat first four bits will be toggled.

Four FF will be complemented

5) The BCD ripple counter shown has four flip-flops and 16 states, of which only 10 are used. Analyze the circuit and determine the next state for each of the other six unused states. What will happen if a noise signal sends the circuit to one of the unused states?



5. BCD sipple counter counts from 0-9
No. of Flip Flop = 4
Total States = 16
Unused States = 16-10=6

	(Jnus	ed	R to	ues =	1 0	10 0				0.1.0	Circ	mit-
									Analys	13 de10	~ give	M C.	
(CLK	Q	3 (94	02	Q,			change	. etat	e after	r evel	ncp
(- ,	0		0	0	ð		* Q,	chouge	3 5, -	12.00	1. 000	১
	,)		0			^	1-220124	ene.		U	
	2							0 -	and I				
BCD	3	(0	0	Ţ	0		<i>u</i>	One	1 02	rema	i~ 6	
Ripple/	4	1	C	0	1	1		se wh	en Og= amplin	rents	eneryt	ine O	2
Counter	5		0	Φ	0	0		* 04	Company	to 0	•		
			0	١	0	1		goes	, from 1		0.5	long	∞ S
	ć		0	١	1	0				A+ 1	5 W	ante	.)
	7		0		١	ı		R	m du	(
	Q				0	0		1.	an bath	Q2 A	coy -	_	
	9		1	0				* 000	, ag to	aeles	YOU	when	
	10		1	0	0	1		1	, Q8 40	M. 1+	٠ ٥ ٠		
	()	1	١	0	1	0		01	goes f	Lear, ,		+ 1-0	me dile
		2	1	0	١	1		~ 80	i's cl	eared	on nek	1 440	
brused States		3	1	1	0	٥		4 00	ja,.				
Stares	{	14	١	1	O	1			0 '				
		15		1	1	٥							
				1	1	1							
		16			•	N:	<u> </u>		_ +	A ++	Q++	02++	0,++
		PS	0		٥,		1	Q Z	ø, [†]	08.	1	0	0
	03	Q 4	0	2	~ 1	l	0	1	::	Ü	,	0	1
	1	0		1	O			0	Ò	0	,		
	1	0		١	1	0	l	0	١	0	1	O	0
	1	١		٥	0	1	١		0	0	1	0	1
	1	1		0)	0	1	0	1	0	٥	U	0
	١	1		1	0	1	1	١	9	0	o	0	ı
				1	١	0	O	0	J	J	J	G	1

If a noise signal sends the circuit to one of the unused state then after 1 or 2 Clock cycles the counter will resume from either of or or old or o or o or o or o del depending upon unused state.


EE2001-Tutorial 7 Date: 15thMarch 2018 Registers and Counters

6)(i) Design a four-bit binarysynchronous counter with Dflip-flops.


Answer:

STATE TABLE:

Present state	Input	Next State	D-	- Flipflo	p input	S
ABCD	Е	A+B+C+D+	D3	D2	D1	D0
0000	0	0000	0	0	0	0
0000	1	0001	0	0	0	1
0001	0	0001	0	0	0	1
0001	1	0010	0	0	1	0
0010	0	0010	0	0	1	0
0010	1	0011	0	0	1	1
0011	0	0011	0	0	1	1
0011	1	0100	0	1	0	0
0100	0	0100	0	1	0	0
0100	1	0101	0	1	0	1
0101	0	0101	0	1	0	1
0101	1	0110	0	1	1	0
0110	0	0110	0	1	1	0
0110	1	0111	0	1	1	1
0111	0	0111	0	1	1	1
0111	1	1000	1	0	0	0
1000	0	1000	1	0	0	0
1000	1	1001	1	0	0	1
1001	0	1001	1	0	0	1
1001	1	1010	1	0	1	0
1010	0	1010	1	0	1	0
1010	1	1011	1	0	1	1
1011	0	1011	1	0	1	1
1011	1	1100	1	1	0	0
1100	0	1100	1	1	0	0
1100	1	1101	1	1	0	1
1101	0	1101	1	1	0	1
1101	1	1110	1	1	1	0
1110	0	1110	1	1	1	0
1110	1	1111	1	1	1	1
1111	0	1111	1	1	1	1
1111	1	0000	0	0	0	0



Circuit Diagram!-





(ii) What operation is performed in the given up—down counterwhen both the up and down

inputs are enabled? Modify the circuit so that when both inputs are equal to 1, the counter does not change state.

Answer: When both up and down inputs are enabled , up-counter operation is performed.

Modified circuit diagram so that both inputs are equal to 1, counter does not change state is given below:





- 7)Obtain the input equations for a BCD counter that uses
- (a) JK flip-flops,
- (b) D flipflops
- (c) T- flipflops.


Compare the three designs to determine which one is themost efficient.

Answer:


a) JK flip-flops

State table:

Present state	Next state	Output					Flip-f	lop inp	uts	
Q3 Q2 Q1 Q0	Q3 Q2 Q1 Q0	y	J3	K3	J2	K2	J1	K1	J0	K0
0000	0001	0	0	X	0	X	0	X	1	X
0001	0010	0	0	X	0	X	1	X	X	1
0010	0011	0	0	X	0	X	X	0	1	X
0011	0100	0	0	X	1	X	X	1	X	1
0100	0101	0	0	X	X	0	0	X	1	X
0101	0110	0	0	X	X	0	1	X	X	1
0110	0111	0	0	X	X	0	X	0	1	X
0111	1000	0	1	X	X	1	X	1	X	1
1000	1001	0	X	0	0	X	0	X	1	X
1001	0000	1	X	1	0	X	0	X	X	1




Input Equations:



b) D- Flip-flops:


From the above state table in (a)

$$D3 = Q3+$$
, $D2 = Q2+$, $D1 = Q1+$, $D0 = Q0+$ (Next state Q3 Q2 Q1 Q0)




c) T- Flip-flops

Present state	Next state	Output	T-	Flip flop	inputs	
Q3 Q2 Q1 Q0	Q3 Q2 Q1 Q0	у	T3	T2	T1	T0
0000	0001	0	0	0	0	1
0001	0010	0	0	0	1	1
0010	0011	0	0	0	0	1
0011	0100	0	0	1	1	1
0100	0101	0	0	0	0	1
0101	0110	0	0	0	1	1
0110	0111	0	0	0	0	1
0111	1000	0	1	1	1	1
1000	1001	0	0	0	0	1
1001	0000	1	1	0	0	1




Note: BCD counter using JK flip flop uses 3 AND gates while BCD counter using D-flipflops uses 7 AND gates and 3 OR gates and BCD counter using T- flipflops uses 4 AND gates and 1 OR gate hence BCD counter using JK flip flops is most efficient.


- 8)Enclose the given binarycounter with parallel load in ablock diagram showing all inputs and outputs.
- (a) Show the connections of four such blocks toproduce a 16-bit counterwith parallel load.
- (b) Construct a binarycounter that counts from 0through binary 127.




Answer:



In 16-bit binary counter, we string all 4 load and clear together so that when load = 1, it will load 16 bit parallel data and when clear = 0, it will give all outputs Aish Ao to 00.00. Could appredecemon counter is connected count of successive unit so that when preduces or reaches it's maximum, successive start counting.





Binary counter that counts from 0 through 127

- 9) The binary counter with parallel load has two control inputs—Load (L) and Count (C)—and a data input, (I_i).
- (a) Derive the flip-flop input equations for J and K of the first stage in terms of L, C, and I.

Answer:


When load L = 1 regardless of C, it will load data I ie when I=0, J=0 and K=1.

When load L=0 and C=1, it will count i.e J=1 and K=1.

When load L = 0 and C = 0, output will remain same so J = 0 and K = 0.

For the first stage:

L	I_o	С	J	K
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	1	1
1	0	0	0	1
1	0	1	0	1
1	1	0	1	0
1	1	1	1	0




From the above truth table:

$$J_0 = LI_0 + L'C$$

$$K_0 = LI'_0 + L'C$$

(b) The logic diagram of the first stage of an equivalent circuit is shown above. Verify if this circuit is equivalent to the one in (a).




Answer:

$$J = (L(LI)')'(L+C) = (L'+LI)(L+C) = LI + L'C + LIC = LI + L'C$$

$$K = (LI)'(L+C) = (L'+I')(L+C) = LI' + L'C$$

- 10) (i) For the binary counter with parallel load circuit, give three alternatives for a mod-12 counter (i.e., the count evolves through a sequence of 12 distinct states)
- (a) Using an AND gate and the load input
- (b) Using the output carry.
- (c) Using a NAND gate and the asynchronous clear input.



(ii) Design a timing circuit that provides an output signal that stays on for exactly twelve clock cycles. A start signal sends the output to the 1 state, and after twelve clock cycles the signal returns to the 0 state.

Answer:

