
EE2001: Tutorial 3 Solutions

TA: Arnab Goswami (Q1-Q5) Bhargav Somepalli (Q6-Q10)


1. (i)



As the gate and drain terminals of the Q_1 transistor are shorted, it acts as resistor. MOS transistor is bilateral. So we have two similar paths AED and CEB (other than AB and CD), that connect the output to ground.


Output Y = (AB + CD + AED + CEB)'

(ii)



Output Y = (ABCD)'

(iii)



Output Y = (A + B + C + D)'

2. (a)
$$M = 0$$

(b) M = 0

$$\begin{array}{cccc}
A & 1000 \\
B & 1001
\end{array}$$

$$\hline
S & 10001
\end{array}$$

$$C = C_4 = 1 & C_3 = 0 & V = C_4 \oplus C_3 = 1$$

(c) M = 1

3. Carry lookahead generator consists of two level forms of logic AND and OR. So this adder is a four level realization. Total delay is:

$$10(XOR) + 5(AND) + 5(OR) + 10(XOR) = 30ns$$

4. (a)

$$(C'_{i}G'_{i} + P'_{i})' = (C'_{i}G'_{i})'P_{i}$$

$$= (C_{i} + G_{i})P_{i}$$

$$= C_{i}P_{i} + G_{i}P_{i}$$

$$= C_{i}(A_{i} + B_{i}) + A_{i}B_{i}(A_{i} + B_{i})$$

$$= C_{i}A_{i} + C_{i}B_{i} + A_{i}B_{i}$$

$$= C_{i+1}$$

$$(P_iG'_i) \oplus C_i = (A_i + B_i)(A_iB_i)' \oplus C_i$$
$$= (A_i + B_i)(A'_i + B'_i) \oplus C_i$$
$$= A_i \oplus B_i \oplus C_i$$
$$= S_i$$

(b) Output of NOR gate = $(A_o + B_0)' = P'_o$ Output of NAND gate = $(A_o B_0)' = G'_o$

$$S_o = (P_o G'_o) \oplus C_o$$
$$C_1 = (C'_o G'_o + P'_o)$$

5. (a)

$$(G_i + P_i C_i) = (G_i + P_i)(G_i + C_i)$$

= $(G'_i P'_i)'(G'_i C'_i)'$
= $(G'_i P'_i + G'_i C'_i)'$

(b)

$$C_2 = (G_1'P_1' + G_1'C_1')'$$

$$C_3 = (G_2'P_2' + G_2'C_2')'$$

= $(G_2'P_2' + G_2'(G_1'P_1' + G_1'C_1')')'$


$$C_4 = (G_3'P_3' + G_3'C_3')'$$

$$= (G_3'P_3' + G_3'(G_2'P_2' + G_2'C_2')')'$$


$$= (G_3'P_3' + G_3'(G_2'P_2' + G_2'(G_1'P_1' + G_1'C_1')')')'$$

6. (i) BCD to 9's complement circuit diagram

BCD				9's complement				
Α	В	С	D	W	X	Y	Z	
0	0	0	0	1	0	0	1	
0	0	0	1	1	0	0	0	
0	0	1	0	0	1	1	1	
0	0	1	1	0	1	1	0	
0	1	0	0	0	1	0	1	
0	1	0	1	0	1	0	0	
0	1	1	0	0	0	1	1	
0	1	1	1	0	0	1	0	
1	0	0	0	0	0	0	1	
1	0	0	1	0	0	0	0	



$$W = A'B'C'$$




$$X = B'C + BC' = B \oplus C$$


$$Y = C$$


$$Z = D'$$

Circuit diagram



(ii) Consider X, Y to be two BCD numbers. $X=x_3x_2x_1x_0$ and $Y=y_3y_2y_1y_0$






M is to select mode.

 $\mathcal{M}=0$ for BCD adder and $\mathcal{M}=1$ for BCD subtractor.

7. (i) Binary multiplier using AND gates and binary adders




(ii) 4 bit comparator

Consider $A=A_3A_2A_1A_0$ and $B=B_3B_2B_1B_0$

(A=B) = 1 if
$$A_i$$
=B_i for all $i = 0, 1, 2, 3$

= 0 otherwise

This can be implemented using XNOR and AND gates.




$$(A{=}B){=}~(A_3\,\odot\,B_3)~(A_2\,\odot\,B_2)~(A_1\,\odot\,B_1)~(A_0\,\odot\,B_0)$$

8. Given $X=x_1x_2x_3x_4$ and $Y=y_1y_2y_3y_4$

$$\begin{array}{l} \hbox{(i)} \ \ \mathrm{If} \ G_3=1, \, S_3=0 \ \mathrm{then} \ G_4=1, \, S_4=0. \\ \ \ \mathrm{If} \ G_3=0, \, S_3=1 \ \mathrm{then} \ G_4=0, \, S_4=1. \\ \ \ \mathrm{If} \ G_3=0, \, S_3=0, \, \mathrm{then} \ \mathrm{compare} \ x_4 \ \mathrm{and} \ y_4. \end{array}$$

G_3	S_3	x_4	У4	G_4	S_4
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	1	0
0	0	1	1	0	0
0	1	0	0	0	1
0	1	0	1	0	1
0	1	1	0	0	1
0	1	1	1	0	1
1	0	0	0	1	0
1	0	0	1	1	0
1	0	1	0	1	0
1	0	1	1	1	0
1	1	0	0	X	X
1	1	0	1	X	X
1	1	1	0	X	X
1	1	1	1	X	X



$$G_4 = G_3 + S_3' x_4 y_4'$$

$$S_4 = S_3 + G_3' x_4' y_4$$


(ii) Generalizing the equations,

$$G_{i} = G_{i-1} + S'_{i-1}x_{i}y'_{i}$$
$$S_{i} = S_{i-1} + G'_{i-1}x'_{i}y_{i}$$

$$\therefore G_1 = G_0 + S_0' x_1 y_1' \qquad S_1 = S_0 + G_0' x_1' y_1$$

$$G_2 = G_1 + S_1' x_2 y_2' \qquad S_2 = S_1 + G_1' x_2' y_2$$


$$G_3 = G_2 + S_2' x_3 y_3' \qquad S_3 = S_2 + G_2' x_3' y_3$$




9. (i) Binary coded base-seven (BCS)

Decimal	BCS
0	000 000
1	000 001
2	000 010
3	000 011
4	000 100
5	000 101
6	000 110
7	001 000
8	001 001
•••	•••

BCS adder using 3-bit binary adders




(ii) 2-digit BCS adder using two 1-digit BCS adders




10. Seven segment decoder

ABCD	a	b	c	d	е	f	g
0000	1	1	1	1	1	1	0
0001	0	1	1	0	0	0	0
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	0	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	1	1
0111	1	1	1	0	0	0	0
1000	1	1	1	1	1	1	1
1001	1	1	1	1	0	1	1



$$a = A'C + A'BD + B'C'D' + AB'C'$$



$$b = A'B' + A'C'D' + A'CD + B'C'$$

AB	D 00	01	11	10
00	1	1	1	0
01	1	1	1	1
11	0	0	0	0
10	1	1	0	0


$$c = A'D + A'B + B'C'$$

AB	D 00	01	11	10
00	1	0	1	1
01	0	1	0	1
11	0	0	0	0
10	1	1	0	0

d = A'CD' + A'B'C + B'C'D' + AB'C' + A'BC'D

AB	D 00	01	11	10
00	1	0	0	1
01	0	0	0	1
11	0	0	0	0
10	1	0	0	0

$$e = A'CD' + B'C'D'$$



$$f = A'BC' + A'C'D' + A'BD' + AB'C'$$

AB	D ₀₀	01	11	10
00	0	0	1	1
01	1	1	0	1
11	0	0	0	0
10	1	1	0	0

$$g = A'CD' + A'B'C + A'BC' + AB'C'$$