
EE2001-Tutorial 6

Date: 6th March 2018


More on Synchronous Sequential Logic including Register

TAs : Sreeraj S J (Qns – 1, 3, 5, 7, 9) & Ragul S (Qns – 2,4 , 6, 8, 10)

1) (i) Design a sequential circuit with two D flip-flops A and B, and one input x_{in} . When $x_{in} = 0$, the state of the circuit remains the same. When $x_{in} = 1$, the circuit goes through the state transitions from 00 to 01, to 11, to 10, back to 00, and repeats.



(ii) Design a one-input, one-output serial 2's complementer. The circuit accepts a string of bits from the input and generates the 2's complement at the output. The circuit can be reset asynchronously to start and end the operation.



2) Design a sequential circuit with two JK flip-flops A and B and two inputs E and F. If E=0, the circuit remains in the same state regardless of the value of F. When E=1 and F=1, the circuit goes through the state transitions from 00 to 01, to 10, to 11, back to 00, and repeats. When E=1 and F=0, the circuit goes through the state transitions from 00 to 11, to 10, to 01, back to 00, and repeats.

State Table:

Presen	nt state	Inp	uts	Next	state	Flip-flop inputs			
Α	В	Е	F	Α	В	J_A	K _A	J_B	K _B
0	0	0	0	0	0	0	Χ	0	Χ
0	0	0	1	0	0	0	Χ	0	Χ
0	0	1	0	1	1	1	Χ	1	Χ
0	0	1	1	0	1	0	Χ	1	Χ
0	1	0	0	0	1	0	Χ	Х	0
0	1	0	1	0	1	0	Χ	Χ	0
0	1	1	0	0	0	0	Χ	Χ	1
0	1	1	1	1	0	1	Χ	X	1
1	0	0	0	1	0	Χ	0	0	Χ
1	0	0	1	1	0	Χ	0	0	Χ
1	0	1	0	0	1	Χ	1	1	Χ
1	0	1	1	1	1	Χ	0	1	Χ
1	1	0	0	1	1	Χ	0	Χ	0
1	1	0	1	1	1	Χ	0	Χ	0
1	1	1	0	1	0	Χ	0	X	1
1	1	1	1	0	0	Χ	1	X	1

JK Flip-flop:

Qn	J	K	Q_{n+1}
0	0	Χ	0
0	1	Χ	1
1	Χ	1	0
1	Χ	0	1

AB E	F 00	01	11	10
00	0	0	0	
01	0	0	1	0
11	Х	Х	X	х
10	Х	Х	Х	[x]
				- - - !

AB E	F 00	01	11	10
00	Х	х	Х	
01	Х	Х	X	х
11	0	0		0
10	0	0	0	[1]

$$J_A = E (BF+B'F')$$

$$k_A = E (BF+B'F')$$


AB E	F 00	01	11	10
00	0	0	1	1
01	Х	х	X	x
11	Х	Х	X	x
10	0	0	1	1

AB E	F 00	01	11	10
00	Х	Х	X	x
01	0	0	1	1
11	0	0	1	1
10	Х	Х	Х	x


$$J_B = E$$

 $k_{\text{B}}=\text{E}$

Circuit Diagram:



3) A sequential circuit has three flip-flops A, B, C; one input x_{in} ; and one output y_{out} . The state diagram is shown. The circuit is to be designed by treating the unused states as don't-care conditions. Analyze the circuit obtained from the design to determine the effect of the unused states. (a) Use D flip-flops in the design. (b) Use JK flipflops in the design.



3

	Pres	sent &	state	graput	N	ent s	fate	onlynd
	AB		C	2	A	B	C	J.
D	0	0	0	0	0	1	1	0
1	0	0	0	١	1	0	٥	1
2	0	0	@	0	0	0	1	0
3	0	0	l	١	1	0	0	1
4	0	1	0	0	0	(0	0
5	0	1	0	1	0	0	0	1
ک	0	ı	1	0	0	0	1	0
7	D	l	1	1	0	1	0	1
8	1	0	0	0	0		0	0
9.	1	0	0	1	0	1	1	0

Unused
$$\Rightarrow$$
 Don't Care
$$d(A,B,C,\infty) = \sum (10,11,12,13,14,15).$$

(i) Using D-Feipflops:

$$D_A = \overline{A} \overline{B} x$$

 $D_B = A + \overline{c} \overline{x} + B c x$
 $D_C = Ax + c \overline{x} + \overline{A} \overline{B} \overline{x}$
 $y = \overline{A} x$

Unused State table.

Prese	ut 5	fate	typut	P	ent St	Output		
 A B C			2	A		C	4	
t	0	1	٥	0	ı	1	0	
1	0	1	1	0	1	١	0	
1	1	0	0	0	1	0	0	
1	1	0	-,1	0	l	1	0	
1	1	1	0	0	ı	1	0	
1	ı	1	1	0	1	1	0	

For All unused states framsit to Used states (011,010).

So simuit is self correcting.


$$J_A = \overline{B}x$$

$$J_B = A + \overline{C}x$$


$$J_C = Ax + B\overline{A}\overline{B}x$$


$$K_A = 1$$
 $K_B = C_X + C_X$
 $K_C = X$
 $Y = A_X$

Here $K_A = 1$; which sets $Q_A = 0$. The circuit is self correcting. 4) Develop the state diagram for a state machine that detects a sequence of three or more consecutive 1's in a string of bits coming through an input line.





5) Include a 2-input NAND gate in the given register shown and connect the gate output to the C inputs of all the flip-flops. One input of the NAND gate receives the clock pulses from the clock generator, and the other input of the NAND gate provides a parallel load control. Explain the operation of the modified register. Explain why this circuit might have operational problems.





6) Include a synchronous clear input to the given register. The modified register will have a parallel load capability and a synchronous clear capability. The register is cleared synchronously when the clock goes through a positive transition and the clear input is equal to 1.






- 7) (i) What is the difference between serial and parallel transfer? Explain how to convert serial data to parallel and parallel data to serial. What type of register is needed?
- (ii) The contents of a four-bit register is initially 0110. The register is shifted six times to the right with the serial input being 1011100. What is the content of the register after each shift?

Fine is taken; $\{K > No \cdot o\}$ parallel franker.

SERIAL-IN PARALLEL OUT


4-bit Example.



PARALLEL IN SERIAL OUT

(4-bit example)

Set LOAD = 0 to load the parallel data Set SHIFT/EOAD = 1 to toansfer data serially.




D-tlips flops are used to make these registers

(ii)		A	B	<u>_</u>	D
	Initial Stage:	0	1	1	0.
	1st pulse:	1	D	1	1
	2 nd pulse:	0	J		1
	3rd pulse:	1	0	l	0
	4th pubse:	1	ţ	0	1
	5th pulse:	l	l	1	0
	6" pulse:	0	1	1	1


- 8) The given four-bit universal shift register is enclosed within one IC component package.
- (a) Draw a block diagram of the IC showing all inputs and outputs. Include two pins for the power supply.
- (b) Draw a block diagram using two of these ICs to produce an eight-bit universal shift register.

Block diagram:




S1	S0	Register operation
0	0	No change
0	1	Shift right with RSI
1	0	Shift left with LSI
1	1	Parallel load

8-bit universal shift register using two 4-bit shift registers:




9) (i) Design a four-bit shift register with parallel load using D flip-flops. There are two control inputs: shift and load. When shift = 1, the content of the register is shifted by one position. New data are transferred into the register when load = 1 and shift = 0. If both control inputs are equal to 0, the content of the register does not change.




(when SHIFT =1, irrespective of LOAD bit, System will operate in Serial shift mode)

(ii) Draw the logic diagram of a four-bit register with four D flip-flops and four 4×1 multiplexers with mode selection inputs s1 and s0. The register operates according to the following function table.

<i>s</i> ₁	s ₀	Register Operation
0	0	No change
1	0	Complement the four outputs
0	1	Clear register to 0 (synchronous with the clock)
1	1	Load parallel data



10) The given serial adder uses two four-bit registers. Register A holds the binary number 0101 and register B holds 0111. The carry flip-flop is initially reset to 0. List the binary values in register A and the carry flip-flop after each shift.



	S	hift Re	gister A	1	,	Shift Re	gister E	3	JK flip-flop				
A.	3	A2	A 1	A0	В3	B2	B1	В0	Qn	J	K	Q_{n+1}	S
0)	1	0	1	0	1	1	1	0	1	0	1	0
0)	0	1	0	-	0	1	1	1	0	0	1	0
0)	0	0	1	-	-	0	1	1	1	0	1	1
1		0	0	0	-	-	-	0	1	0	1	0	1
1		1	Λ	Ο									

Verification:

A + B = 0101 + 0111 = 1100(A value) with 0 carry (flip-flop output)