1

TA: S.M. VALLI (QI-QS)


Akshay K (06-010)

1 (i) Construct a 5-to-32 line decoder with four 3-to-8 line decoders with enable and a 2-to-4 line decoder.

Use block diagrams for the Components.

ii) Construct a 4-to-16 line decoder with five 2-to-4 line decoders with enable.

Sol: 3 to 8 Ao i) decoder AI AZ 368 decoder - Dis-A3 -2×41 JE _ D16 decodor 2 368 3 decoder ___ D₂₃ JE - Dz4 368 decoder -D31



2) A combinational circuit is specified by the Jollwing three Boolean functions:


$$F_2(A,B,C) = E(3,5)$$

Implement the circuit with a decodor constructed with NAND gales and NAND or MAND gales Connected to the decoder outputs. Use a block diagram for the decoder. Minimize the number of inputs in the enternal gates.


Sol: 3 inputs = 2=8 outputs

· So, we require 3-to-8 decoder.

Decoder with NAND gates results in active low output.




- 3) Using a decoder and enternal gates, design the combinational circuit defined by the following three Boolean functions:
 - a) $F_1 = x'yz' + xz$ $F_2 = xy'z' + x'y$ $F_3 = x'y'z' + xy$
- b) $F_1 = (y' + x) x$ $F_2 = y' z' + x' y + y z'$ $F_3 = (x + y) z$
- a) $F_1 = n'yt' + nt = n'yt' + xyt + xyt = \mathcal{E}(2,5,7)$ $F_2 = xy't' + x'y = xy't' + x'yt' = \mathcal{E}(2,3,4)$ $F_3 = n'y't' + xy = x'y't' + xyt + xyt' = \mathcal{E}(0,6,7)$



6) $F_1 = (y'+x)^2 = y'^2 + x^2 = xy'^2 + x'y'^2 + xy^2 + xy'^2 = \xi(1,5,7)$

Fz = y'z' + x'y + yz' = xy'z' + x'y'z' + x'yz + x'yz' + x'yz

F3 = (x+y) = 72 + y2 = xy2 + xy2 + xy2 + xy2 + xy2 = E(3,5,7)



- (1) i) Design a four input priority encoder with input Do having the highest priority and input By D3 the lowest priority.
 - ii) Specify the truth table of an octal-to-binary priority encoder.


 Provide an output V to indicate that at least one of the input is present. The input with the highest subscript number has the highest priority. What will be the value of the four outputs if input Dr and Do are I at the same time?

Sol: Truth table for 4 input pripal priority encoder, Do>D>D2>D3

Inputs				Outputs			
D_3	D_2	D_i	Do		×	Y	V
0	0	0	0		X	×	0
×	×	X	1		0	0	1
×	X	1	0		0	1	1
×	1	0	0		1	0	1
1	0	Ò	0		1	1	

K- ma D3 D2 P1 l	ap 1	for ?	(
D3 D2 Dil	00	01	11	10
00	(X)			
01	İ			
	1			
10				

$$x = D_1 D_0$$



$$V = D_0 + D_1 + D_2 + D_3$$


octal-to-binary priority encoder: D7>D6>D5>D4>D3>D4

Injuts					outpurs			
D7	D ₆	05	Du	D_3	02	Di	Do	x y z V
0	0	0	0	O	0	0	0	×××
0	0	0	0	0	0	0	t	0 0 0 1
0	0	0	0	0	0	1	X	0 0 1 1
0	0	0	0	0	10	X	×	0 1 0 1
0	0	0	0	1	X	X	×	0 1 1
0	0	0	1	X	X	X	×	1001
0	Ò	1	X	X	X	×	\times	1 0 1 1
0	1	X	×	X	X	X	×	101
1	X	X	X	X	X	X	×	1 1 1
								1

Since D_6 has highest pointing than D_2 , the output will be $\times 72V = 1101$


3

ii) Implement a full adder with two ux1 multipleness.




ii) Truth table for full adder

A	В	Cin	Sam	Cout
0	0	0	0	0
0	O	1	Cin 1	0
0	1	0	1	0 }→Gin
0	(1	Cin O	
1	0	0	\ ~	O }→Cin
	0	1	Cin O	1]
1	1	0	0	1 }
١	1	1	Cin	




PROBLEM : 6

(a) According to the question, the circuit is as follows:




	A	B	C	D	F
	0	O	0	0	0
	O	0	O	1	1
	O	0 -	1	6	ဝ
	0	0 2	l		0 0 0
	Ö	1	0	0	0
	909090	1 1	O	6	4 (
	O	0 6 00	1	6	0.
	0	(- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	L	0	1
	1	O	0	0	0
		0	O	1	
	ŀ	D	1	0	1
	ı	D O	L	11	
	1	1	O	O	1
1	1		0		0
	i	ı	l	O	0
	L	L	l.	and the second s	0




F = ABC + ABC + ABC D + B CD

(b) Similarly,

A	B	C	D	F
1	0		0	t
0	O	0	0 1	1 0 0 0
0	0	1		0
0	0	1	1	1
0	l	0	.0	0
0	1	0	1	0
0 0 0 0 0 0 0	1	j	٥	1
	1	ı	1	1 '
0	0		0	0
1	O	0	1	1
	0	1	0	0
t	0	1	1	1
	i	0	0	1
i	. 1	υ		0
1		1	0	
l	1	1	11 4	1



(a)
$$F_1(A,B,C,D) = \sum (1,3,4,11,12,13,14,15)$$



$$F = 1 \text{ for } CD = 01 \text{ and } 11$$

$$F = 1 \text{ for } CD = 00$$

$$F = 1 \text{ for } CD = 00$$

$$F = 1 \text{ for } CD = 00$$

$$F = 1 \text{ for } CD = 0$$


$$F = 1 \text{ for } CD = 0$$

$$F = 1 \text{ for } CD = 1$$

$$F = 1 \text{ for } CD = 11$$

$$F = 1 \text{ for } CD = 11$$

$$F = 1 \text{ for } CD = 11$$



$$\begin{cases}
+ AB = 00 \\
F = 1 & \text{when } CD = 01, 10 \\
\Rightarrow F = C \oplus D & \text{will do}
\end{cases}$$


$$\begin{cases} + PB = 0 \\ F = 1 & \text{when } (D = 01, 1) \\ \Rightarrow F = D & \text{will do.} \end{cases}$$

$$\begin{cases} + AB = 11 \\ F = D & \text{will do (same as } AB = 01 \\ \text{rase} \end{cases}$$


$$+ AB = 10.$$

F=1 when
$$CD = OO, 11, 16$$

or $F = O$ when $CD = OI$
 $F = CD \Rightarrow F = (CD) = (+D)$



PROBLEM: 8



$$V=1$$
 \Rightarrow overflow, result wall d
 $V=0$ \Rightarrow result is valid


PROBLEM: 9


A single bit comparator (SBC) with clp ALB.


$$A > B \Rightarrow A = 1, B = 0 \Rightarrow A = B$$


$$A = B$$
 $\Rightarrow A = B = 0$ or $A = B = 1$ $\Rightarrow A \bigcirc B$ (XNOR)


n bit case, we need another signal, E. For














E=1 for single bit comparator. Weter for n-bit (n>1) comparisons.


For n-bit comparison:







PROBLEM : 10



Note: 50, 51, 52 here octs as select lines $E_0 \rightarrow E_7$ will enable the tristate gates. $I_0 \rightarrow I_7$ will act as inputs to the mux.