





Learning objective: Carry out conversion between different number systems

Real world signals are analog in nature



	End Start	Binary	Decimal	Hexa-D
Binary		X	$\times 2^{n-1}$	4 binary → Hexa
Decimal		$\div 2$ (left) $\times 2$ (right)	X	$\div 16$ (left) $\times 16$ (right)
Hexa-D		Each dec 4 binary	$\times 16^{n-1}$	X

$$\begin{array}{ccccc}
 4 & 3 & 2 & 1 & 2^0 \\
 2 & 2 & 2 & 2 & 2 \\
 \times & \times & \times & \times & \times \\
 1 & 0 & 0 & 1 & 0
 \end{array} \rightarrow (18)_{10}$$



$$(11010.11) \rightarrow (26.75)_{10}$$

$\begin{array}{l} \text{ }^2 \text{ } \\ \text{ } \rightarrow 1 \times 2^{-2} = 0.25 \\ \text{ } \rightarrow 1 \times 2^{-1} = 0.5 \end{array}$

$$r \rightarrow \text{base} \quad (a_4 a_3 a_2 a_1 a_0 a_{-1} a_{-2})_r$$

$$a_4 r^4 + a_3 r^3 + \dots + a_{-1} r^{-1} + a_{-2} r^{-2}$$

$$11 \times 16^3 + 6 \times 16^2 + 5 \times 16 + 15$$

↑

(B65F)<sub>16</sub>

$$= (46,687)_{10}$$

Binary	Decimal	Hexa-D
0001		1
0010		2
		3
		4
		5
		6
		7
		8
		9
	10	A
	11	B
	12	C
	13	D
	14	E
1111	15	F

$$(41.6875)_{10} \rightarrow (101001.1011)_2$$

2	41	
2	20	1
2	10	0
2	5	0
2	2	1
	1	0

$0.6875 \times 2 =$	$1 + 0.375$
$0.375 \times 2 =$	$0 + 0.75$
$0.75 \times 2 =$	$1 + 0.5$
$0.5 \times 2 =$	$1$

$$\uparrow (10110001101011.111100000110)_2$$

$$(2 \ C \ 6 \ B \ . \ F \ 0 \ 6)_{16}$$

	Addition	Subtraction	Multiply
11	1011	1011	1011
5	0101	0101	$\times 0101$
16 $\leftarrow$	10000	6 $\leftarrow$ 0110	

$$110111 = 55$$

18/1/18

Lo: Carry out calculations involving signed binary numbers

How do we represent signed numbers?

1 Byte  $\rightarrow$  8 bits

Complementary

+20  $\rightarrow$  00010100  
↑↑↑↓↑↑↑↑ Toggle

1s complement  $\rightarrow$  11101011 (-20)

2s complement  $\rightarrow$  11101100

Extra Sign bit

'0'  $\rightarrow$  +ve

'1'  $\rightarrow$  -ve

Sign

$(-20)_{10} \rightarrow \textcircled{1}0010100$

Decimal	Sign & Magnitude	Signed 1s complement	Signed 2s complement
+3	0011	0011	0011
+2	0010	→ 0010	→ 0010
+1	0001	→ 0001	→ 0001
0	0000	→ 0000	→ 0000
-0	1000	1111	—
-1	1001	1110	1111
-2	1010	1101	1110
-3	1011	1100	1101
-4	①100	①011	①100

0000

Arithmetic  
Operations

$$+6 \rightarrow 0000\ 0110$$

$$-6 \rightarrow 1111\ 1010$$

$$+13 \rightarrow 0000\ 1101$$

$$+13 \rightarrow 0000\ 1101$$

$$\textcircled{+19} \leftarrow \begin{array}{r} 0000\ 1101 \\ +0001\ 0011 \\ \hline \end{array}$$

$$\textcircled{+7} \leftarrow \begin{array}{r} 0000\ 1101 \\ +0000\ 0111 \\ \hline \end{array}$$

$$+6 \rightarrow 0000\ 0110$$

$$-6 \rightarrow 1111\ 1010$$

$$-13 \rightarrow 1111\ 0011$$

$$-13 \rightarrow 1111\ 0011$$

$$\textcircled{-7} \leftarrow \begin{array}{r} 1111\ 0011 \\ +0001\ 1001 \\ \hline \end{array}$$

$$\textcircled{-19} \leftarrow \begin{array}{r} 1111\ 0011 \\ +0001\ 1011 \\ \hline \end{array}$$

Subtract :  $11101 - 10101$

(a) direct

(b) 1s complement

(c) 2s complement

Confirm your result  
in decimal

(a) Direct subtraction      (b) 1s complement      (c) 2s complement

$$\begin{array}{r} 11101 \\ - 10101 \\ \hline \end{array}$$

8  $\leftarrow$   $(01000)_2$

$$\begin{array}{r} 11101 \\ + 01010 \\ \hline \end{array}$$

①  $(00111)_2$

Add carry  $(01000)_2$

$$\begin{array}{r} 11101 \\ + 01011 \\ \hline \end{array}$$

$(01000)_2$

Binary coded decimal:

$$(267)_{10} = (0010 \ 0110 \ 0111)_{BCD}$$

Exercen-3 (Add 3)  
011

$$(100001011)_2$$

$$0000 \rightarrow 0011$$

⋮

$$1001 \rightarrow 1100$$

0	<u>0000</u>
1	0001
2	
3	
4	
5	
6	
7	
8	1000
9	1001



19/1/18

## BOOLEAN ALGEBRA


Mathematical method that simplify  
circuits relying primarily on  
Boolean algebra

$x$	$y$	$x \cdot y$
0	0	0
0	1	0
1	0	0
1	1	1

$x + y$
0
1
1
1

$x$	$x'$
0	1
1	0

NOT



## Postulates & Theorems

Post. 2

$$x + 0 = x$$

$$x \cdot 1 = x$$

Post. 5 (Inverse)

$$x + x' = 1$$

$$x \cdot x' = 0$$

Theorem 1

$$x + x = x$$

$$x \cdot x = x \rightarrow x \cdot x = x \cdot x + 0$$

Theorem 2

$$x + 1 = 1$$

$$x \cdot 0 = 0$$

$$= x \cdot x + x \cdot x'$$

$$= x(x + x')$$

$$= x \cdot 1 = x$$

Theorem 3

(Involution)  $(x')' = x$

Post. 3, (Commutative)

$$x + y = y + x$$

$$xy = yx$$

Th. 4 (Associative)

$$x + (y + z) = (x + y) + z$$

$$x(yz) = (xy)z$$

$$x(y+z)$$

↑

$$\rightarrow x + xy + xz$$

$$+ yz$$

Post. 4 (Distributive)

$$x(y + z) = xy + xz$$

$$x + yz = (x + y)(x + z)$$

Th. 5 (DeMorgan)

$$(x + y)' = x' y'$$

$$(xy)' = x' + y'$$

Th. 6 (Absorption)

$$x + xy = x$$

$$x(x + y) = x$$

Simplify:

$$(a) \quad AB + A'B = B(A + A') = B \cdot 1 = B$$

$$\begin{aligned}(b) \quad xy + x'z + yz &= xy + x'z + yz(x + x') \\ &= xy + xyz + x'z + x'yz \\ &= xy + x'z\end{aligned}$$

$$(c) \quad (ABC + A'BC' + A'B'C)' = (A' + B' + C')(A + B' + C)(A + B + C')$$


Ex 2.2

$$\begin{aligned}F_1' &= (x'yz' + x'y'z)' \\ &= (x + y' + z) \cdot (x + y + z')\end{aligned}$$

Find dual

Take complement  
of each literal

22/1/19

LO: Express a Boolean function as Sum of Products/  
Minterms  
or Product of Sums / Maxterms 

\* Consider Boolean function depending on 3 variables  
 $(x, y, z)$   
 $\Rightarrow$  8 combinations

				Product yielding '1'	Sum yielding '0'
x	y	z		<u>Minterm</u>	<u>Maxterms</u>
0	0	0	0	$x' y' z' (M_0)$	$x + y + z (M_0)$
0	0	1	①	$x' y' z (M_1)$	$x + y + z' (M_1)$
0	1	0	0	$x' y z' (M_2)$	$x + y' + z (M_2)$
0	1	1	0	$x' y z$	$x + y' + z'$
1	0	0	①	$x y' z'$	$x' + y + z$
1	0	1	①	$x y' z$	$x' + y + z'$
1	1	0	①	$x y z'$	$x' + y' + z$
1	1	1	①	$x y z$	$x' + y' + z'$

↔  
Dual

$$f_1 = x'y'z + xy'z' + xyz = m_1 + m_4 + m_7$$

$$f_2 = x'yz + xy'z + xyz' + xyz = m_3 + m_5 + m_6 + m_7$$

$$f_1' = (x+y+z') \cdot (x'+y+z) \cdot (x'+y'+z') = m_1 m_4 m_7$$

Ex 2.4

$$F = A + B'C$$

$$A = A(B+B') = AB + AB'$$

$$= AB(c+c') + AB'(c+c')$$

$$= ABC + ABc' + \textcircled{AB'C} + AB'c'$$

$$B'C = B'C(A+A') = \textcircled{AB'C} + A'B'C$$

$$F = m_1 + m_4 + m_5 + m_6 + m_7$$

$$F = \sum (1, 4, 5, 6, 7)$$

Can this be expressed in max terms?

$$F = (F')' = (\sum (0, 2, 3))' = (m_0 + m_2 + m_3)'$$

$$= M_0 \cdot M_2 \cdot M_3 = \prod (0, 2, 3)$$

$$\sum (1, 4, 5, 6, 7) = \prod (0, 2, 3)$$

Ex

$$F = (A + Bc)(B + D)(c + AD)$$

25/1/18

Lo: Gate-level minimization using Karnaugh map

3-variable Boolean function (A, B, c)

A \ BC				
	00	01	11	10
0	$A'B'c'$ (0)	$A'B'c$ (1)	$A'BC$ (3)	$A'BC'$ (2)
1	$AB'c'$ (4)	$AB'c$ (5)	$ABC$ (7)	$ABC'$ (6)

$$F = \sum (3, 4, 6, 7)$$

A \ BC				
	00	01	11	10
0			1	
1	1		1	1

$$\begin{aligned} & \rightarrow A'BC + ABC \\ & = BC(A + A') \\ & = BC \cdot 1 \\ & = BC \end{aligned}$$

$$F = BC + AC'$$

$$F = \sum (0, 2, 4, 5, 6)$$

$$F = c' + AB'$$

A \ BC				
	00	01	11	10
0	1			1
1	1	1		1

$$\begin{aligned} F &= AB' + B'c' + BC' \\ &= B'(A + c') + BC' \end{aligned}$$



3 var k-map

③ → 1 square → 3 literals

② → 2 squares → 2 "

① → 4 " → 1 "

Ex

$$F = A'C + A'B + AB'C + BC$$

$$\downarrow$$
$$A'C(B+B') = A'Bc + A'B'C$$

(3)      (1)

		BC			
A		00	01	11	10
	0		1	1	1
	1		1	1	

↓  
C

→ A'B

$$F = A'B + C$$

$$F(x, y, z) = \sum(1, 2, 5, 6, 7)$$

Simplify through (a) Sum of products (Minterms)

(b) Product of sums (Maxterms)

		yz			
x		00	01	11	10
0		0	1	0	1
1		0	1	1	1

$$F = y'z + xz + yz'$$

$$= z(x + y') + yz'$$

$$\bar{F} = \sum(0, 3, 4) = y'z' + x'yz$$

$$F = (\bar{F})' = \overline{y'z' + x'yz}$$

$$\begin{aligned} \pi(0, 3, 4) &= (y+z) \cdot (x+y'+z') \\ &= xy + xz + y'z + yz' \end{aligned}$$

$$F = z(x + y') + yz' + \textcircled{xy}$$



## 4-variable K-map:

1 square  $\rightarrow$  4 literals

2 squares  $\rightarrow$  3 "

4 "  $\rightarrow$  2 "

8 "  $\rightarrow$  1 "

16 "  $\rightarrow$  always 1


	$yz$			
$wx$	00	01	11	10
00	1	1		1
01	1	1		1
11	1	1		1
10	1	1		1

$$F = \sum (0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$$

$$\begin{aligned} F &= y' + w'z' + xz' \\ &= y' + z'(w' + x) \end{aligned}$$

$$F = A'B'c' + B'cD' + A'BcD' + AB'c'$$

Simplify



$$B'c' + B'D' + A'cD'$$

$$F = B'(c' + D') + A'cD'$$


Prime implicant  $\rightarrow$  product term obtained by combining  
 the max. possible number of adj squares

$$F = \sum (0, 2, 3, 5, 7, 8, 9, 10, 11, 13, 15)$$

Essential  
prime implicants  $\leftarrow$

$$B'D' + BD + AD + CD$$

$$B'D' + BD + CD + AB'$$



- Procedure:
- ① Identify essential prime implicants
  - ② Cover the remaining minterms
  - ③ Ensure that there are no redundant terms

Don't care conditions.

\* Some applications do not use all 16 4-bit combinations


⇒ don't care conditions

⇒ can be used as 0 or 1 conveniently



$$F = \sum (1, 3, 7, 11, 15)$$

$$d = \sum (0, 2, 5)$$

~~$w'x'z$~~



$$yz + w'z + w'x'$$



$$F = \sum (0, 1, 3, 4, 6, 9, 10, 11)$$

Simplify

$$d = \sum (5, 7, 12, 13, 14, 15)$$

x	y	NAND	NOR
0	0	1	1
0	1	1	0
1	0	1	0
1	1	0	0



5/2/18

## NAND/NOR Implementation:

(1) Obtain a simplified Boolean function

(2) Convert the function to NAND/NOR logic

$$F = [(A+B)(C+D)E]' = (A+B)' + (C+D)' + E'$$



In general,

AND-NOR (or) NAND-AND  $\rightarrow$  SOP

OR-NAND (or) NOR-OR  $\rightarrow$  POS

Ex 3-10

		yz			
		00	01	11	10
x	0	1	0	0	0
	1	0	0	0	1

OR - NAND

AND - NOR

NOR - OR

NAND - AND

$$F = x'y'z' + xlyz'$$

$$= [(x + y + z) \cdot (x' + y' + z)]'$$

OR - NAND


NOR - OR

$$= (x + y + z)' + (x' + y' + z)'$$

$$F = (F')' = (z + x'y + xly')' = (xly')' \cdot (x'y)z'$$

AND - NOR

NAND - AND





EX-OR Gates: Very useful for error detection/correction

$$F = x \oplus y = xy' + x'y$$

x	y	F
0	0	0
0	1	1
1	0	1
1	1	0

Identities:  $x \oplus 0 = x$

$$x \oplus 1 = x'$$

$$x \oplus x = 0$$

$$x \oplus x' = 1$$

$$x \oplus y' = x' \oplus y = (x \oplus y)'$$

$$F = A \oplus B$$

AB	00	01	11	10
00	0	0	0	0
01	1	1	1	1
11	0	0	0	0
10	1	1	1	1

$$F = A \oplus B \oplus C$$

AB	00	01	11	10
00	0	0	1	1
01	1	1	0	0
11	0	0	1	1
10	1	1	0	0

$$F = A \oplus B \oplus C \oplus D$$

AB	00	01	11	10
00	0	1	0	1
01	1	0	1	0
11	0	1	0	1
10	1	0	1	0

## Parity Detection/Correction:

At transmitter

x	y	z	Parity (Even)
---	---	---	---------------

0	0	0	0
---	---	---	---

0	0	1	1
---	---	---	---

 → such that total  
# of 1s is even

0	1	0	1
---	---	---	---

0	1	1	0
---	---	---	---

1	0	0	1
---	---	---	---

1	0	1	0
---	---	---	---

1	1	0	0
---	---	---	---

1	1	1	1
---	---	---	---

At Destination

$$C = x \oplus y \oplus z \oplus P$$

x	y	z	P	C
---	---	---	---	---

0	0	0	0	0
---	---	---	---	---

0	0	0	1	1
---	---	---	---	---


Even's

0	0	1	0	1
---	---	---	---	---


0	0	1	1	0
---	---	---	---	---

$$P = x \oplus y \oplus z$$

1	1	0	1	1
---	---	---	---	---



## COMBINATIONAL LOGIC CIRCUITS



### Design Procedure:


- 1) From the given spec., # of inputs/outputs are determined, assign symbol
- 2) Derive the truth table that defines the required relationship between input and output
- 3) Obtain simplified Boolean func. for each output
- 4) Draw the logic diagram & verify functionality

Half Adder  $x, y \rightarrow S, C$

Inputs		Outputs	
$x$	$y$	$C$	$S$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = xy' + x'y = x \oplus y$$

$$C = xy$$



Full Adder  $x, y, z \rightarrow S, C$

$x$	$y$	$z$	$C$	$S$
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

$S$

$x \backslash yz$	00	01	11	10
0		1		1
1	1		1	

$$S = x \oplus y \oplus z$$

$C$

$x \backslash yz$	00	01	11	10
0			1	
1		1	1	1


$$C = xy + xz + yz$$

$$= xy + z(x + y)$$

$$= xy + z(xy' + x'y)$$

$$= xy + z(x \oplus y)$$

$$S = x \oplus y \oplus z \quad C = xy + z(x \oplus y)$$



$$FA \rightarrow 2HA + OR$$


Suppose we want to add  $A = 1011$   $B = 0011$

Ripple  
Carry  
Adder

	0	1	1	0	$C_0$
Augend	1	0	1	1	$A_t$
Addend	0	0	1	1	$B_t$
<hr/>					
	1	1	1	0	$S_t$
	0	0	1	1	$C_{t+1}$

$$C_{t+1} = A_t B_t + C_t (A_t \oplus B_t)$$

Comb. ckt. for 4-bit adder



Reduce delay → Carry Look Ahead Logic

Let us define

$$P_t = A_t \oplus B_t$$

$$G_t = A_t B_t$$

$$C_{t+1} = G_t + P_t C_t$$

$$\Rightarrow S_t = P_t \oplus C_t$$


$C_0 \rightarrow$  input carry

$$C_1 = G_0 + P_0 C_0 \quad \text{Carry Look Ahead}$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$


$$C_4 = G_3 + P_3 C_3 \quad ?$$



$\Rightarrow$  All carries determined simultaneously

Speed gained at the expense of additional hardware





# BCD Adder: How to add two decimals?

	<u>Binary Sum</u>				<u>BCD sum</u>				<u>Decimal</u>
K	$z_8$	$z_4$	$z_2$	$z_1$	C	$s_8$	$s_4$	$s_2$	$s_1$
0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1
0			1	0	0				2
0			1	1	:				3
0		1	0	0					4
0		1	0	1	:				5
0		1	1	0	:				6
0		1	1	1	:				7
0	1	0	0	0	:				8
K 0	1	0	0	1	C 0	1	0	0	1
0	1	0	1	0	→	1	0	0	0
0	1	0	1	1	→	1	0	0	1
0	1	1	0	0	→	1	0	0	1
0	1	1	0	1	→	1	0	0	1
0	1	1	1	0	→	1	0	1	0
0	1	1	1	1	→	1	0	1	0
0	1	1	1	1	→	1	0	1	0
1	0	0	0	0	→	1	0	1	0

$$(11)_{10} \rightarrow (10001)_{BCD}$$


$$(5)_{10} \rightarrow (00101)_{BCD}$$

$$C = K + z_8 z_4 + z_2 z_1$$

$z_8 z_4$     $z_2 z_1$

	00	01	11	10
00				
01				
11	1	1	1	1
10			1	1

$$C = K + Z_8 Z_4 + Z_8 Z_2$$



## Binary Subtractor

$$(49)_{10} \rightarrow (00110001)_2 \rightarrow -(49)_{10} \rightarrow (11001111)_2$$

$$(29)_{10} \rightarrow (00011101)_2 \rightarrow -(29)_{10} \rightarrow (11100011)_2$$


$$\begin{array}{r} 11111 \\ +29 \rightarrow 00011101 \end{array}$$

$$-49 \rightarrow 11001111$$

$$\begin{array}{r} \hline (11101100)_2 \rightarrow - (00010100)_2 \\ \hline \hline \end{array} \quad - (20)_{10}$$

4-bit

Suppose you have two unsigned binary numbers (A, B)



If A & B are of same sign & high value

$(+70)_{10} \rightarrow (01000110)_2$

$(+80)_{10} \rightarrow (01010000)_2$

$(+150)_{10} \leftarrow (0)10010110$

$(-70)_{10} \rightarrow (10111010)_2$

$(-80)_{10} \rightarrow (10110000)_2$

$(-150)_{10} \leftarrow (1)11101010$

Let's consider 4-bit binary numbers

2(b)

M	A	B
0	1000	1001
	↓	↓
	$(-8)_{10}$	$(-7)_{10}$

$\begin{array}{r} \textcircled{1} \textcircled{0} \xrightarrow{\text{overflow}} \\ 1000 \\ + 1001 \\ \hline \textcircled{1} 0001 \\ (-15)_{10} \end{array}$

$V = C_3 \oplus C_4 = 1$   
 $\Rightarrow \text{overflow}$

2(c)

1	1100	1000
	↓	↓
	$(-4)_{10}$	$(-8)_{10}$
		$(+4)_{10}$



$\begin{array}{r} \textcircled{1} \textcircled{1} 11 \\ A \rightarrow 1100 \\ B' \rightarrow 0111 \\ \hline \phantom{0} 1 C_0 \\ \hline 0100 \end{array}$

$V = 0$   
 $\Rightarrow \text{no overflow}$

## Binary Multiplier :

Multiplicand (B)  $\rightarrow B_1 B_0$

Multiplikation (A)  $\rightarrow A, A_0$



$A \rightarrow J \text{ bits}$

$B \rightarrow K \text{ bits}$




## J x K AND gates

(J-1) k-bit adders

A → 3 bits

B → 4 bits





## Magnitude Comparator :

$$A = A_3 \ A_2 \ A_1 \ A_0$$

$$B = B_3 \ B_2 \ B_1 \ B_0$$



$$(A=B) = A_3 = B_3 \ x_3$$

$$A_2 = B_2 \ x_2$$

$$A_1 = B_1 \ x_1$$

$$A_0 = B_0 \ x_0$$

$$x_6 = A_6 B_6 + A_6' B_6'$$

$$(x_0 x_1 x_2 x_3) = 1$$


AND gate

ex-NOR

		$x_6$
0	0	1
0	1	0
1	0	0
1	1	1

$$(A > B) = A_3 B_3' + x_3 A_2 B_2' + x_3 x_2 A_1 B_1' + x_3 x_2 x_1 A_0 B_0'$$

$$(A < B) = A_3' B_3 + x_3 A_3' B_2 + x_3 x_2 A_1' B_1 + x_3 x_2 x_1 A_0' B_0$$



## Decoders:

$n$  coded inputs  $\rightarrow 2^n$  unique outputs

$\rightarrow$  Typically deployed with ENABLE (0 or 1)


$\uparrow$  Active Low  
 $\downarrow$  Active High

$\rightarrow$  NAND gates are preferred

Active Low  $\rightarrow$

E	A	B	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
1	x	x	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

NAND  $\rightarrow (AB)'$



Encoder :

$2^n$  inputs  $\rightarrow$   $n$  outputs

# Priority Encoder

$D_0$     $D_1$     $D_2$     $D_3$     $x$     $y$     $V$

→ Validity bit

0	0	0	0	x	x	0
1	0	0	0	0	0	1
x	1	0	0	0	1	1
x	x	1	0	1	0	1
x	x	x	1	1	1	1

Due to  
priority  
assigned

$$V = D_0 + D_1 + D_2 + D_3$$

$$x = D_3 + D_2$$

$$y = D_3 + D_1 D_2'$$


$x$     $D_2 D_3$

$D_0 D_1$	00	01	11	10
00	x	1	1	1
01		1	1	1
11		1	1	1
10		1	1	1

$y$     $D_2 D_3$

$D_0 D_1$	00	01	11	10
00	x	1	1	
01	1	1	1	
11	1	1	1	
10		1	1	


## Multiplexers :





\* 4 input streams  $\rightarrow I_0, I_1, I_2, I_3$

Select  $\rightarrow S_0, S_1$

$S_0$	$S_1$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$



Ts: - State Gate:




## Boolean Function Implementation:

$$F(x, y, z) = \sum 1, 2, 6, 7$$

$n$  - variables  $\rightarrow n-1$  select bits,  $2^{n-1}$  inputs

$x$	$y$	$z$	$F$
0	0	0	0 $F=z$
0	0	1	1
0	1	0	1 $F=z'$
0	1	1	0
1	0	0	0 $F=0$
1	0	1	0
1	1	0	1 $F=1$
1	1	1	1



Ex:

$$F(A, B, C, D) = \sum 1, 3, 4, 11, 12, 13, 14, 15$$

→ Represent using  
8x1 MUX

A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
		1	1	1
	1	0	0	1
	1	0	1	0
	1	1	0	0
	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1

$F=D$

$F=D$

$F=D'$

$F=0$

$F=0$

$F=D$



Construct 2-4 line decoder w/ Active HIGH Enable


& with two such decoders, construct 3x8 decoder


Realize  $f(A, B, C) = \bar{A}B\bar{C} + AB\bar{C} + ABC$

$g(A, B, C) = A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C$


A	B	E	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
x	x	0	0	0	0	0
0	0	1	1	0	0	0
0	1	1	0	1	0	0
1	0	1	0	0	1	0
1	1	1	0	0	0	1

E ———





# Sequential Circuits





Synchronous

Asynchronous  
- self ability

- clock


Set Reset  
S-R Latch

NOR  
Implementation



S	R	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0

(S=1, R=0)  
(S=0, R=1)  
(S=0, R=0)  
(S=1, R=1) (forbidden)



$\overline{S}\overline{R}$  latch

S	R	Q	Q'
1	0	0	1
1	1	0	1
0	1	1	0
1	1	1	0
0	0	1	1




(S=1)  
(R=0)  
(S=0)  
(R=1)  
(forbidden)

En	S	R	Q	Q'
0	x	x	No change	
1	0	0	No change	
1	0	1	Q=0; reset state	
1	1	0	Q=1; set state	
1	1	1	Forbidden	


D - Latch  
(Avoids Forbidden state)

En	D	Q	Q'
0	x		
1	0	Q=0 (Reset)	
1	1	Q=1 (Set)	

## Flp-Flops:





## Edge Triggered D Flp-Flop: (Negative trigger)



when  $clk \rightarrow 0$ ,  $Q \rightarrow Y$


$clk \rightarrow 1$ ,  $Y \rightarrow D$

$clk \rightarrow 0$ ,  $Q \rightarrow Y = D$



JK Flip-Flop:

$$D = JQ' + QK'$$



J	K	$Q_{t+1}$
0	0	$Q_t$
0	1	0 (R)
1	0	1 (S)
1	1	$Q_t'$

23/2/18


Lo: Analyze clocked sequential circuits

Finite State Machines


Mealy Model

Moore Model

Input is synchronous to clock  $y = (A+B)x'$



Ex: JK Flip-flop ckt.



$$J_A = B$$


$$K_A = Bx'$$

$$J_B = x'$$

$$K_B = A \oplus x$$




Present State		Input $x$	Next State		Flip-flop inputs			
A	B		A	B	$(=B)$ $J_A$	$(Bx')$ $K_A$	$(x')$ $J_B$	$(A \oplus x)$ $K_B$
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
-	-	-	-	-	-	-	-	-
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0



13/18

# Design of Sequential Circuits using flip-flops:




Present	Input	Next	Output
A B	x	A B	y



1	0	0	0	0
1	0	1	1	0
1	1	0	0	1
1	1	1	1	1

$$D_A = Ax + Bx \quad D_B = Ax + B'x$$

$$y = AB$$





## Sequential Circuit w/ JK flip-flop



Q(t)	Q(t+1)	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0



Present	Input	Next	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>
0 0	0	0 0	0	X	0	X
0 0	1	0 1	0	X	1	X
0 1	0	1 0	1	X	X	1
0 1	1	0 1	0	X	X	0
1 0	0	1 0	X	0	0	X
1 0	1	1 1	X	0	1	X
1 1	0	1 1	X	0	X	0
1 1	1	0 0	X	1	X	1





Synthesis using T flip-flop:

Three-bit counter



Excitation  
Table


$Q(t)$	$Q(t+1)$	$T$
0	0	0
0	1	1
1	0	1
1	1	0

Present			Next			Flip-flop		
$A_2$	$A_1$	$A_0$	$A_2$	$A_1$	$A_0$	$T_{A2}$	$T_{A1}$	$T_{A0}$
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

$$T_{A2} = A_1 A_0$$

$$T_{A1} = A_0$$

$$T_{A0} = 1$$



# 5/3/18 Lo: Design of Shift Register & Synchronous Counter



Group of flip-flops  
Synchronized by a  
common clock

( $n$  bit register  
-  $n$  flipflops)



Register that goes  
through a pre-determined  
sequence of binary  
states

D flip-flop  
→ storage element

D	Q(t+1)
0	0
1	1



Ex: 4-bit register



Diagram illustrating the relationship between Gating clock and Gate no inputs:

- A common point at the top branches into two paths.
- The left path leads to ~~Gating clock~~ (crossed out with a large red X).
- The right path leads to Gate no inputs (circled in green).

## Parallel Loading




L	D
0	$Q(t)$
1	$I_n$



# Shift Register


Left-to-right shift register (4-bit)

	<u>SI</u>	Flip-flop states			
Initial	1	0	0	0	0
After $T_1$	1	1	0	0	0
After $T_2$	0	1	1	0	0
After $T_3$	1	0	1	1	0
After $T_4$		1	0	1	1



Copying contents of one 4-bit shift register to another

	Shift Register A				Shift Register B			
Initial.	1	0	1	1	0	0	1	0
After $T_1$	1	1	0	1	1	0	0	1
After $T_2$	1	1	1	0	1	1	0	0
After $T_3$	0	1	1	1	0	1	1	0
After $T_4$	1	0	1	1	1	0	1	1



## Universal Shift Register:


Shift Register  $\begin{cases} \nearrow \text{Left to Right} \\ \searrow \text{Serial IN - Serial OUT} \end{cases}$

Parallel IN - Parallel OUT


Serial IN - Parallel OUT

Parallel IN - Serial OUT

$S_0$	$S_1$	Operations
0	0	No change
0	1	Shift Right ( $A_3 \rightarrow A_2 \rightarrow A_1 \rightarrow A_0$ )
1	0	Shift Left ( $A_0 \rightarrow A_1 \rightarrow A_2 \rightarrow A_3$ )
1	1	Parallel Load




← Parallel outputs →



9/3/18

## Serial Adders:

Need to load two binary numbers (4-bit) through a shift register and store the sum in the other shift register.



## State Table

Present State	Inputs	Next State	Sum	Flip-flop inputs	
Q	x y	Q	S	J <sub>Q</sub>	K <sub>Q</sub>
0	0 0	0	0	0	x
0	0 1	0	1	0	x
0	1 0	0	1	0	x
0	1 1	1	0	1	x
1	0 0	0	1	x	1
1	0 1	1	0	x	0
1	1 0	1	0	x	0
1	1 1	1	1	x	0


$$J_Q = xy$$

$$K_Q = x'y' = (x+y)'$$

$$S = x \oplus y \oplus Q$$

xy

	00	01	11	10
Q			1	
0			1	
1	x	x	x	x



Counters :

Binary Counter


Ripple

(Flip-flop transitions decide the state of other flip-flops)

Synchronous (clock is directly applied to all the flip-flops)

clock cycle	$A_3$	$A_2$	$A_1$	$A_0$
1	0	0	0	0
2	0	0	0	1
3	0	0	1	0
4	0	0	1	1
5	0	1	0	0
6	0	1	0	1
7	0	1	1	0
8	0	1	1	1
9	1	0	0	0

Negative trigger  $1 \rightarrow 0$




T	$Q(t+1)$
0	$Q(t)$
1	$Q'(t)$

T	$Q(t+1)$	$Q'$
0	0	1
1	1	0

Down Counter?

1 1 1 1  
1 1 1 0  
1 1 0 1

Positive trigger





12/3/18

Lo: Design synchronous counters using flip-flops

Example: Synchronous counter using JK flip-flop


T	Q(t+1)	J	K
0	Q(t)	0	0
1	Q'(t)	1	1

UP  
COUNTER

Ex: 0 1 1 1  
1 0 0 0  
Higher bits toggled when lower bits are '1'


DOWN  
COUNTER

Ex:  $A_3 A_2 A_1 A_0$   
0 1 0 0  
0 0 1 1  
Higher bits are toggled when lower bits are '0'



CLK (true or -ve triggered)

UP/DOWN COUNTER :  
(Universal)



## BCD Counter: (T flip-flop)

	Present State				Next state				Output	Flip-flop inputs			
	$A_3$	$A_2$	$A_1$	$A_0$	$A_3$	$A_2$	$A_1$	$A_0$	$y$	$T_{A_3}$	$T_{A_2}$	$T_{A_1}$	$T_{A_0}$
0	0	0	0	0	0	0	0	1	0	0	0	0	1
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
9	1	0	0	1	0	0	0	0	1	1	0	0	1

$T_{A_0} = 1$



$T_{A_1} = A_3' A_0$



$T_{A_2} = A_1 A_0$

$T_{A_3} = A_3 A_0 + A_2 A_1 A_0$

$y = A_3 A_0$











Not recommended

Ring Counter:



## Johnson Counter:

$k$  bits  $\rightarrow$   $2k$  distinguishable states



Seq #	Flp. flop o/p's				AND gate for o/p
	A	B	C	E	
1	0	0	0	0	$A'E'$
2	1	0	0	0	$AB'$
3	1	1	0	0	$BC'$
4	1	1	1	0	$CE'$
5	1	1	1	1	$AE$
6	0	1	1	1	$A'B$
7	0	0	1	1	$B'C$
8	0	0	0	1	$C'E$

16/3/18

# Programmable Logic Devices

↳ ?

↳ Gates / flip-flops / Registers / Encoder/Decoders

MUX / DeMUX

Hardware Description


Language (HDL)

Hardware

VHDL / Verilog


→ buses / gates / logic devices

Complex  
Programmable  
Logic  
Device  
(CPLD)





Field Programmable Gate Array (FPGA) → "Soft" Microprocessor



Example

Memory

Non-volatile

Read-Only Memory (ROM)


Typically slow

Volatile



Random Access Memory (RAM)

Faster than ROM

Cyber-Physical Systems



ROM  $\rightarrow$  Hard-wired truth table / lookup table



Electrically Erasable  
Programmable  
ROM  
(EEPROM)

$$M_0 + M_1 + M_4 + M_7$$


22/3/18

# Address Multiplexing

\* Decoder w/  $k$  inputs to address  $2^k$  words

→  $2^k$  AND gates w/  $k$  inputs per gate

\* Two-dimensional addressing → Coincident Decoding



1K words

1024 AND → 10 bit  
w/ 10 inputs addressing

2D addressing

⇒ 64 AND  
w/ 5 inputs.

404 → 0110010100  
12 20

## SRAM

Flipflop/  
6 transistors

## DRAM

transistor + Capacitor

4x more density

⇒ 4x more capacity

⇒ 4x less cost


Lower power consumption

$2^{16} \Rightarrow 16 \text{ bits}$

↑



64 K Memory

⇒ Address  
multiplexing



# Read Only Memory (ROM)

→ only READ



$$A_0 = \sum (1, 2, \dots, 31)$$

$\vdots$

$$A_7 = \sum (0, 2, \dots, 31)$$

ROM → Minterm generator  
(look-up table)

	$I_4$	$I_3$	$I_2$	$I_1$	$I_0$		$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$
0	0	0	0	0	0		1	1	0	0	1	0	1	0
1	0	0	0	0	1		0	1	0	0	0	1	0	1
2	0	0	0	1	0		1	0	0	0	0	0	1	1
.														
.														
.														

30	1	1	1	1	0
31	1	1	1	1	1


### Example

To accept a 3-bit number and output a binary number equal to square of the input number

Inputs			Outputs						Decimal
$A_2$	$A_1$	$A_0$	$B_5$	$B_4$	$B_3$	$B_2$	$B_1$	$B_0$	
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1	1
0	1	0	0	0	0	1	0	0	4
0	1	1	0	0	1	0	0	1	9
1	0	0	0	1	0	0	0	0	16
1	0	1	0	1	1	0	0	1	25
1	1	0	1	0	0	1	0	0	36
1	1	1	1	1	0	0	0	1	49

Truth Table for ROM






Example

Design a 3-bit counter which counts in the sequence

$001 \rightarrow 011 \rightarrow 010 \rightarrow 110 \rightarrow 111 \rightarrow 101 \rightarrow 001 \dots$



Unused  
states

Present State			Next state			Flip-flop inputs					
$Q_2$	$Q_1$	$Q_0$	$Q_2$	$Q_1$	$Q_0$	$J_2$	$K_2$	$J_1$	$K_1$	$J_0$	$K_0$
0	0	0				x	x	x	x	x	x
0	0	1	0	1	1	0	x	1	x	x	0
0	1	0	1	1	0	1	x	x	0	0	x
0	1	1	0	1	0	0	x	x	0	x	1
1	0	0				x	x	x	x	x	x
1	0	1	0	0	1	x	1	0	x	x	0
1	1	0	1	1	1	x	0	x	0	1	x
1	1	1	1	0	1	x	0	x	1	x	0

Truth  
Table

J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$

Transition  
Table

$Q(t)$	$Q(t+1)$	J	K
0	→ 0	0	x
0	→ 1	1	x
1	→ 0	x	1
1	→ 1	x	0


$J_2, Q_2$     $Q_1, Q_0$

$Q_2$	00	01	11	10	1
0	x				1
1	x	x	x	x	


$$J_2 = \bar{Q}_0 \quad \text{III} \quad K_2 = \bar{Q}_1$$

$$J_1 = \bar{Q}_2 \quad K_1 = Q_2 Q_0$$


$$J_0 = Q_2 \quad K_0 = \bar{Q}_2 Q_1$$









## Programmable Logic Devices:



PROM



Programmable  
Array Logic (PAL)




Programmable  
Logic Array (PLA)

Ex:


$$F_1 = AB' + AC + A'BC'$$

$$F_2 = (AC + BC)'$$





## Size of PLA





Typical  $\rightarrow$  16, 48, 8  
i/p AND o/p

Ex

$$F_1 = \sum (0, 1, 2, 4)$$

$$F_2 = \sum (0, 5, 6, 7)$$


$\Rightarrow$  3 variables A, B, C



Prod. Term	Inputs			Outputs	
	A	B	C	$F_1(C)$	$F_2(T)$
AB	1	1	-	1	1
Ac	1	-	1	1	1
Bc	-	1	1	1	-
$A'B'C'$	0	0	0	-	1

## Programmable Array Logic (PAL) :

- Programmable AND array + fixed OR array



$$w = \sum (2, 12, 13)$$

$$x = \sum (7, 8, 9, 10, 11, 12, 13, 14, 15)$$

$$y = \sum (0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15)$$

$$z = \sum (1, 2, 8, 12, 13)$$

After  
simplification  
w: 1 K-map

$$w = ABC' + A'B'CD'$$

$$x = A + BCD$$

$$y = A'B + CD + B'D'$$

$$z = ABC' + A'B'CD' + AC'D' + A'B'C'D$$

$$= w + AC'D' + A'B'C'D$$


Product Term	AND inputs					w	Outputs
	A	B	C	D			
1	1	1	0	-	-	-	$w = ABc' + A'B'cD'$
2	0	0	1	0	-	-	
3	-	-	-	-	-	-	-
4							x
5							
6	-	-	-	-	-	-	-
							y

1  
"

1-bit Full adder using 3 WDE AND-OR PAL

Truth Table

$X \oplus Y = XY' + X'Y$	X	Y	$C_{in}$	SUM	$C_{out}$
	0	0	0	0	0
$SUM = X \oplus Y \oplus C_{in}$	0	0	1	1	0
	0	1	0	1	0
$= (X \oplus Y)C_{in}'$	0	1	1	0	1
$+ (X \oplus Y)'C_{in}$	1	0	0	1	0
	1	0	1	0	1
$C_{out} = C_{in}(X \oplus Y)'$	1	1	0	0	1
$+ XY$	1	1	1	1	1



$$A \rightarrow A_1, A_0 \quad B \rightarrow B_1, B_0$$

2-bit Magnitude Comparator using 3 WIDE AND-OR PAL

$$A > B = A_1 B_1' + A_1 A_0 B_0' + A_0 B_1' B_0'$$


$$A < B = A_1' B_1 + B_1 B_0 A_0' + A_1' A_0' B_0$$

$$(A = B) = (A > B)' (A < B)'$$




13/4/18

LO : Sequential PAL/PLA Design



Field Programmable Logic Sequencer




Ex Design 3-bit UP counter which counts when input = 1 and remains in same state when input = 0 using sequential PA

Present State			Input	Next State		
$Q_2$	$Q_1$	$Q_0$	$x$	$Q_2^+$	$Q_1^+$	$Q_0^+$
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	1	0
0	1	0	0	0	1	0
0	1	0	1	0	1	1
0	1	1	0	0	1	1
0	1	1	1	1	0	0
1	0	0	0	1	0	0
1	0	0	1	1	0	1
1	0	1	0	1	0	1
1	0	1	1	1	1	0
1	1	0	0	1	1	0
1	1	0	1	1	1	1
1	1	1	0	1	1	1
1	1	1	1	0	0	0

$$Q_2^+ = Q_2 Q_0' + Q_2 Q_1' + Q_2 x' + Q_2' Q_1 Q_0 x$$

$$Q_1^+ = Q_1 Q_0' + Q_1 x' + Q_1' Q_0 x$$

$$Q_0^+ = Q_0' x + Q_0 x'$$




Ex: Design 1101 sequence detection using PAL



SPLD  $\rightarrow$  Sequential (Single) Programmable Logic Devices

CPLD  $\rightarrow$  Complex Prog. Logic Device

FPGA




Binary information  $\begin{cases} \rightarrow \text{Data} \\ \rightarrow \text{Control} \end{cases}$  } specified by hardware algorithm



Flowchart  
↓  
Algorithmic  
State Machine  
(ASM)

- Register  
Transfer  
( $R1 \leftarrow R2$ )



ASM block (executed within one clock cycle)


Control

Conditional (Mealy)

Flash R

Load

F ← G



Algorithmic State Machine & Datapath (ASMD)

## ASMD Chart Design Example:

Datapath unit consists of two J-K flip-flops E & F  
one 4-bit counter <sup>MSB</sup>  $A_3, A_2, A_1, A_0$  <sup>LSB</sup>

A signal START initiates the system's operation by clearing the counter A and flip-flop F

At each subsequent clock pulse, the counter is incremented by 1 until the operation stops


Counter bits  $A_2$  and  $A_3$  determine the sequence of operation.

→ If  $A_2 = 0$ , E is cleared to 0 and the count continues

If  $A_2 = 1$ , E is set to 1; then if  $A_3 = 0$  count continues



but if  $A_3 = 1$ , F is set to 1  
counter stops on next clock pulse






Sequence of operations

Counter				FLP-flaps		Conditions	States
$A_3$	$A_2$	$A_1$	$A_0$	E	F		
0	0	0	0	1	0		S_idle
0	0	0	1	0	0	$A_2 = 0$	S-1
0	0	1	0	0	0	$A_3 = 0$	
0	0	1	1	0	0		
0	1	0	0	0	0		
0	1	0	1	1	0	$A_2 = 1$	S-1
0	1	1	0	1	0	$A_3 = 0$	
0	1	1	1	1	0		
1	0	0	0	1	0		
1	0	0	1	0	0	$A_2 = 0$	S-1
1	0	1	0	0	0	$A_3 = 1$	
1	0	1	1	0	0		
1	1	0	0	0	0	$A_2 = 1$	S-2
1	1	0	1	1	0	$A_3 = 1$	
1	1	0	1	1	1		S_idle



PS Symbol			Inputs			NS		Outputs				
	G <sub>1</sub>	G <sub>0</sub>	Start	A <sub>2</sub>	A <sub>3</sub>	G <sub>1</sub> <sup>+</sup>	G <sub>0</sub> <sup>+</sup>	set_F	clr_F	set_A	clr_A	incr_A
S_idle	0	0	0	x	x	0	0	0	0	0	0	0
	0	0	1	x	x	0	1	0	0	0	1	0
S-1	0	1	x	0	x	0	1	0	1	0	0	1
	0	1	x	1	0	0	1	1	0	0	0	1
	0	1	x	1	1	1	1	1	0	0	0	1
S-2	1	1	x	x	x	0	0	0	0	1	0	0

# Asynchronous Sequential Circuits.




→ speed/energy/  
complexity  
in clock  
distribution

→ transition happens  
only in response to  
input variable

→ circuit must be allowed  
to attain stable state  
before input is changed

→ cannot have more than  
one input change @  
any instant



$$y_1 = xy_1 + x'y_2$$

$$y_2 = xy_1' + x'y_2$$

State Table:

$y_1, y_2$   $x$

	0	1
00	0	0
01	1	0
11	1	1
10	0	1

$y_2$   $x$

	0	1
00	0	1
01	1	1
11	1	0
10	0	0

$y_1, y_2$   $x$

	0	1
00	00	01
01	11	01
11	11	10
10	00	10

PS		NS	
		$x=0$	$x=1$
0	0	00	01
0	1	11	01
1	0	00	10
1	1	11	10

At least one state is same as prev. state


Flow Table

$y$   $x$

	0	1
a	a	b
b	c	b
c	a	d
d	a	d

# Example

	$x_1 x_2$			
$y$	00	01	11	10
a	a,0	a,0	a,0	b,0
b	a,0	a,0	b,1	b,0



What is the corresponding circuit?

	$x_1 x_2$			
$y$	00	01	11	10
0	0	0	0	1
1	0	0	1	1

$$y = x_1 x_2' + x_1 y$$

	$z$			
	00	01	11	10
0	0	0	0	0
1	0	0	1	0

$$z = x_1 x_2 y$$

# Race Conditions

$y, y_2 \backslash x$	0	1
00	00 → 11	11
01		11
11		11
10		11

00 → 11

00 → 01 → 11

00 → 10 → 11

Non-critical  
race condition

$y, y_2 \backslash x$	0	1
00	00	11
01		01
11		11
10		10

00 → 11

00 → 01

00 → 10


Different  
states

⇒


Critical  
race condition

	0	1
00	00	01
01		11
11		10
10		01

$x: 0 \rightarrow 1 \quad (y=00)$



Stability  
Considerations




$$Y = (x, y)' x_2$$

$$= (x_1' + y') x_2$$

$$= x_1' x_2 + y' x_2$$

$Y = y \rightarrow \text{stable state}$





	00	01	11	10
0	0	1	1	0
1	0	1	0	0

Red arrows indicate transitions: from (0,1) to (1,1), from (1,1) to (1,0), and from (1,0) to (0,0). A red arrow also points to the (1,1) cell.



# Circuit w/ Latches (S-R) :



$$Y = ((S+Y)' + R)'$$

S	R	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0

SR	00	01	11	10
0	0	0	0	1
1	1	0	0	1

↑  
If  $SR = 11 \rightarrow 00$

Critical race


⇒ Needs to be avoided

$$SR = 0$$

$$SR + SR' = S$$

$$\Rightarrow \boxed{Y = S + YR'} \quad \text{when } SR=0$$

# Analysis of asynchronous seq. circuit w/ SR Latch:



$$S_1, R_1 = x_1 y_2, x_1' x_2' = 0$$

$$S_1 = x_1 y_2$$

$$R_1 = x_1' x_2'$$

$$S_2, R_2 = x_1 x_2, x_2' y_1 = 0$$

$$S_2 = x_1 x_2$$

$$R_2 = x_2' y_1$$

$$Y_1 = S_1 + R_1' Y_1 = x_1 y_2 + x_1 y_1 + x_2 y_1$$

$$Y_2 = S_2 + R_2' Y_2 = x_1 x_2 + x_2 y_2 + y_1' y_2$$

$y_1 y_2 \backslash x_1 x_2$	00	01	11	10
00	00	00	01	00
01	01	01	11	11
11	00	11	11	10
10	00	10	11	10

Stable Circuits

Critical race

$y_1, y_2 = 11, x_1, x_2 = 01 \rightarrow 00$   
 $x_2 \quad 1 \rightarrow 0$

If  $y_1$  changes to zero before  $y_2 \uparrow$   
 Final state goes to 01 instead of 00

# Implementation Example:

$$Y = x_1 x_2' + x_1 y$$

S

	$x_1, x_2$	00	01	11	10
y	0	0	0	0	1
	1	0	0	x	x

$$S = x_1 x_2'$$

y

	$x_1, x_2$	00	01	11	10
0		0	0	0	1
1		0	0	1	1

R

	$x_1, x_2$	00	01	11	10
y	0	x	x	x	0
	1	1	1	0	0

$$R = x_1'$$

Excitation table

$y \rightarrow Y$	S	R
0 → 0	0	x
0 → 1	1	0
1 → 0	0	1
1 → 1	x	0

