Course title: Electronic

circuit I

Course code: EEE 215


# Lecture 6

Course instructor: Dr. Nahid A Jahan

Semester: Fall 2020


### **Extrinsic Semiconductors**


- n-type
   p-type
- For intrinsic/un-doped/pure semiconductor the Fermi energy lies at the middle of the conduction band
- For n-type semiconductor the Fermi energy, E<sub>F</sub> is located close to the conduction band
- For p-type semiconductor the Fermi energy is located close to the valence band infinity



# p-n Junction is the most fundamental device building block


When p-type Semiconductor is suitably in contact with n-type semiconductor, the p-n junction is formed.





p-n junction: when p type is suitably in contact with n type how does the energy diagram look?

- 1. Fermi level should be continuous throughout the junction
- 2. and therefore there will be band bending at the junction



### Semiconductor diode:

Vk=Knee

Diodes are the most simplest and fundamental non-linear circuit elements.

•A diode is a two-terminal electronic component, Just like resistors, but unlike the resistor which has linear relationship between the current flowing through it and the voltage appearing across it, the diode has non-linear i-v characteristics.

Voltgae


non-linear i-v characteristics

V in volt


### Semiconductor diode:

A diode shows

- →low (ideally zero) resistance to current flow in forward direction,
- →and high (ideally infinite) resistance in the reverse.
- The discovery of crystals' rectifying abilities was made by German physicist Ferdinand Braun in 1874. Today most diodes are made of silicon (Si), but other semiconductors such as selenium or germanium (Ge) are sometimes used.
- \*A semiconductor diode, the most common type today, is a crystalline piece of semiconductor material with a p-n junction connected to two electrical terminals.









Zener diode symbol

# A diode is formed by the formation of p-n junction:

Junction

When a p-type semiconductor is suitably in contact with a n-type semiconductor, the contact surface is called p-n junction.

It is important to note that simply butting an n-type semiconductor against a p-type semiconductor does not form a junction. The irregular surface atomic forces at such a physical discontinuity at the interface simply prevent junction formation. It is essential that the crystalline background forces are uniform across the junction, i.e., the basic internal crystal regularity is maintained across the junction.

A semiconductor junction is commonly formed by doping a semiconductor so that the impurity concentration varies from n-type to p-type. The electrical junction forms about the 'metallurgical' junction where the transition from one doping type to the other occurs.


The p-n junction may be produced by any one of the following

- i. Grown junction
- ii. Alloy junction
- iii. Diffused junction
- iv. Epitaxial growth, v. point contact junction


### Physical properties of p-n junction:

During the formation of p-n junction, following two phenomena take place:

- i. A thin depletion layer (or region) is set up on both sides of the junction and is so called because it is depleted or devoid of free charge carriers. Its typical width is about 1  $\mu$ m (10<sup>-6</sup> m).
- ii. A junction or barrier potential  $V_B$  is developed across the junction whose value is about 0.3 V for Ge and 0.7 V for Si.



**High** concentration to **low** concentration




### Two current


- 1. Diffusion current (high to low concentration)
- 2. Drift current (it depends on electric field)

# Formation of depletion region:

After a p-n junction is formed, a difference in concentration of carriers creates a density gradient of carriers across junction which will result is majority carrier diffusion.

- i. The holes diffuse from p to n region while electrons from n to p. This recombination of carrier will cause a lack of free carrier at the junction leaving behind the fixed/immobile ions.
- ii. This region of uncovered positive and negative ion is called depletion region/layer.
- iii. Since this layer contain no free charge it behaves like insulator.





**ni=pi**Pure-Si






# Formation of junction or barrier voltage:

Since the depletion layer contain only fixed rows of oppositely charged carriers,

- i. due to this charge separation an electric potential  $V_B$  is established across the junction
- ii. This potential difference further opposes the diffusion of majority carriers across the junction
- iii. The width of depletion region/layer depends on doping level. For heavy doping, depletion layer is physically thin.



Built in Electric Field = 
$$\frac{change - in - potential}{change - in - dis \tan ce}$$

$$E = -\frac{dV}{dx}$$

Velocity= mobility X electric field

# Formation of junction or barrier voltage:


Since the depletion layer contain only fixed rows of oppositely charged carriers,

- i. due to this charge separation an electric potential  $V_B$  is established across the junction
- ii. This potential difference further opposes the diffusion of majority carriers across the junction
- iii. The width of depletion region/layer depends on doping level. For heavy doping, depletion layer is physically thin.

Fixed ions Depletion layer

Under no bias net current flow across the





### **Drift and diffusion:**

There are two mechanisms by which holes and electrons move through the silicon crystal-drift and diffusion.


<u>Diffusion</u>: is associated with random motion due to thermal agitation. Carriers diffuse from the higher region of concentration to lower concentration. This diffusion process gives rise to a net flow of charge, or diffusion current.

Diffusion current density

$$J_n = qD_n \frac{dn}{dx}$$

Where  $D_p = 12 \text{ cm}^2/\text{s}$ , is the hole diffusion coefficient,  $D_n = 34 \text{ cm}^2/\text{s}$ , is the electron diffusion coefficient.

$$J_p = -qD_p \frac{ap}{dx}$$



Eeeeeee eeeeee

### Drift:

The other mechanism in semiconductors is drift. Carrier drift when an electric field is applied across a piece of semiconductor. Free electrons and holes are accelerated by the applied electric field and acquire velocity component called drift velocity,

$$V_{drift} = \mu_{p,n} E$$
, where  $\mu_{p,n}$  is the mobility of holes/electrons

The hole-drift current density is  $J_{p-drift} = qp \mu_p E$ 

The electron-drift current density is  $J_{n-drift} = q n \mu_n E$ 

The total drift current density is  $J_{drift} = q(p\mu_p + n\mu_n)E$ 

### The Einstien relation


$$\frac{D_n}{\mu_n} = \frac{D_p}{\mu_p} = V_T = \frac{KT}{q} = thermal\ voltage = 25mV, at 300K$$

# Quantitative relation between barrier potential and doping concentration on each side of the junction:

We know the drift and diffusion component of hole current just cancel out each other at

equilibrium

$$q[\mu_p pE - D_p \frac{dp}{dr}] = 0 \tag{1}$$



We know,

ing Einstein relation,

After integrating,

$$\frac{\mu_p}{D_p} E = \frac{1}{p} \frac{dp}{dx}$$

$$E = -\frac{dV}{dx}$$

$$-\frac{q}{KT} \frac{dV}{dx} = \frac{1}{p} \frac{dp}{dx}$$

$$V_{B} = \frac{kT}{q} \ln \frac{n_{n}}{n_{p}}$$

$$-\frac{q}{KT} \int_{V}^{V_n} dV = \int_{P}^{P_n} \frac{1}{p} dp \qquad \text{or, } -\frac{q}{KT} (V_n - V_p) = \ln \frac{P_n}{P_n}$$
 (5)

(4)

$$V_n - V_p = V_B = contact potential,$$

concentration

$$\frac{P_p}{P_n} = \frac{n_n}{n_p} = e^{qV_0/kT}$$

$$V_{\rm B} = \frac{kT}{q} \ln \frac{P_p}{P_n}, \quad \text{or,} \quad P_p = e^{qV_B/kT}$$
(6)

We know,  $p_p n_p = n_i^2 = p_n n_n$  We can extend equation 6 for also electron

$$V_B = \frac{kT}{q} \ln \frac{N_a}{n_i^2 / N_d} = \frac{kT}{q} \ln \frac{N_a N_d}{n_i^2}$$

Hole diffusion and hole drift

$$q[\mu_p pE - D_p \frac{dp}{dx}] = 0 \tag{1}$$

$$\frac{\mu_p}{D_p}E = \frac{1}{p}\frac{dp}{dx}$$

$$E = -\frac{\mathrm{dV}}{\mathrm{dv}} \tag{3}$$

(2)

$$-\frac{q}{KT}\frac{dV}{dx} = \frac{1}{p}\frac{dp}{dx} \tag{4}$$

$$-\frac{q}{KT} \int_{V_p}^{V_n} dV = \int_{P_p}^{P_n} \frac{1}{p} dp \qquad \text{or, } -\frac{q}{KT} (V_n - V_p) = \ln \frac{P_n}{P_p}$$
 (5)

$$V_{\rm B} = \frac{kT}{q} \ln \frac{P_p}{P_n}, \quad \text{or, } \frac{P_p}{P_n} = e^{qV_B/kT}$$
(6)


$$V_{B} = \frac{kT}{q} \ln \frac{n_{n}}{n_{p}}$$

$$\frac{n_n}{n_p} = e^{qV_B/kT}$$


$$V_B = \frac{kT}{q} \ln \frac{N_a}{n_i^2 / N_d} = \frac{kT}{q} \ln \frac{N_a N_d}{n_i^2}$$

# Forward biased condition of p-n junction semiconductor diode:

- i. A forward biased 'on' condition is obtained by applying a positive potential to the p-side of the junction and negative potential to the n-side.
- ii. The application forward bias will cause the electrons and holes driven towards the junction where they recombine and will reduce the width of the depletion region. The resulting minority carrier flow of electrons from p to n will not change, but the reduction of depletion layer will create large amount of current flow across junction.




# Effect of forward biased on the energy band diagram of p-n junction semiconductor diode:




### Forward V/I characteristics of p-n junction semiconductor diode:

- i. When diode is forward bias and the applied voltage is increased from zero, hardly any current flow the device in the beginning.
- ii. It is so because the external voltage is opposed by the internal barrier voltage  $V_B$  which is 0.7 for Si and 0.3 for Ge.
- iii. As soon as  $V_B$  is neutralized It is seen that the forward current rises exponentially with the applied forward voltage.
- iv. This voltage is known as threshold voltage  $V_{th}$ , cut-in voltage or knee voltage.
- v. When V<V<sub>th</sub>, negligible current flow
- vi. When V>V<sub>th</sub>, current rise exponentially



### Forward biased junction resistance:



Obviously the forward-biased junction has very low resistance,

For point B in Si, Static forward resistance is


$$R_F = \frac{0.76V}{20mA}$$

In practice static resistance is not used instead **dynamic resistance** or **ac resistance** is used. It is given by the reciprocal of the slop of the forward characteristics.

$$\frac{1}{R_{ac}} = \frac{\Delta I_D}{\Delta V_D}$$


# Effect of temperature on barrier voltage:

- Barrier voltage depends on doping density, electronic charge and temperature.
- ii. For a given junction the first two factors are fixed, therefore  $V_B$  (barrier voltage) is mainly dependent on temperature.
- iii. With increase in temperature results in increase of minority carriers leading to their increased drift across the junction.
- iv. As a result equilibrium occurs at slightly reduced barrier potential.
- v, It is found that for both Ge and Si VB is decreased about 2mV/°C



$$\Delta V_B = -0.002.\Delta T$$

 $\Delta T = Change \text{ in } Temperature \text{ in } {}^{\circ}C$ 



# **Problem:**

Q. Calculate the barrier potential of Si junction at (a) 100 °C and (b) at 0 °C if its value at 25 °C is 0.7 V.

# **Problem:**

Q. Calculate the barrier potential of Si junction at

(a) 100 °C and (b) at 0 °C if its value at 25 °C is 0.7 V.

$$\Delta T = Change \text{ in } Temperature \text{ in } ^{\circ}\text{C}$$
  
= -25

$$\Delta V_B = -0.002 \times \Delta T$$

$$V_{B1} - V_{B2} = -0.002 \times 75 = -0.15$$

$$V_{B2} = 0.55$$

$$\Delta V_B = -0.002 \times \Delta T$$

$$V_{B1} - V_{B2} = -0.002 \times -25 = 0.05$$


$$V_{B2} = 0.75$$


### Reverse biased p-n junction:

- i. A reversed biased 'off' condition is obtained by applying a negative potential to the p-side of the junction and positive potential to the n-side.
- ii. The application forward bias will cause the electrons and holes driven towards the junction where they recombine and will reduce the width of the depletion region. The resulting minority carrier flow of electrons from p to n will not change, but the reduction of depletion layer will create large amount of current flow across junction.

### Reverse biased p-n junction:


- i. A reversed biased 'off' condition is obtained by applying a negative potential to the p-side of the junction and positive potential to the n-side.
- ii. The application forward bias will cause the electrons and holes attracted by the positive and negative battery terminals. Both electrons and holes move away from junction and away from each other
- iii. No current flows and junction offers high resistance
- iv. Under this condition depletion width increases and also barrier potential increases.





### **Reverse saturation current:**

- Although under reverse bias no current flows due to majority of carriers
- ii. There is small amount of current (a few Pico-amp—micro-amp) flows due minority charge carriers generated by thermal agitation.
- iii. This current is called reverse saturation current,  $l_s$ .
- iv. Since minority carriers are thermally generated, the reverse current is extremely temperature dependent.
- V.  $I_s$  is found doubled for every 10 degree C rise in temperature in Ge and for every 6 degree C rise in temperature for Si.



### Equation of diode/ diode Shockley's equation:

The general characteristics of a semiconductor diode can be defined by the following equations for the forward and reverse biased region

$$I_D = I_S \left( e^{V_D / nV_T} - 1 \right)$$

 $I_D$ = diode current  $I_S$ = Reverse saturation current  $V_D$ = applied forward bias across junction  $I_S$ = ideality factor; function of operating condition or physical construction, its value is generally considered 1.  $I_S$ = thermal voltage

$$V_T = \frac{kT}{q}$$

K= is the bothzmann constant 1.38x10<sup>-23</sup> J/K q= magnitude of electronic charge 1.6X10<sup>-19</sup> C T= absolute temperature in Kelvin

# Equation of diode/ diode Shockley's equation:

The general characteristics of a semiconductor diode can be defined by the following equations for the forward and reverse biased region

$$I_D = I_S (e^{V_D/nV_T} - 1) (1.1)$$

For forward bias or positive value of  $V_D$ , equation 1.1 will become  $V_D/nV_T$ 

$$I_D \cong I_S e^{V_D/nV_T} \tag{1.2}$$

For negative value of V<sub>D</sub>, equation 1.1 will become

$$I_D \cong -I_S \tag{1.3}$$

At zero voltage 
$$I_D = I_S(e^0 - 1) = 0$$
 (1.4)

We know for forward bias or positive value of  $V_{D1}$ , diode current will become

$$I_{D1} \cong I_S e^{V_{D1}/nV_T}$$

If forward bias value is  $V_{D1}$ , diode current will become

$$I_{D1} \cong I_S e^{V_{D1}/nV_T}$$

The combination of the two equation will become

$$\frac{I_{D2}}{I_{D1}} = e^{\frac{V_{D2} - V_{D1}}{nV_T}}$$

$$V_{D2} - V_{D1} = nV_T \ln \frac{I_{D2}}{I_{D1}}$$

$$V_{D2} - V_{D1} = 2.3nV_T \log \frac{I_{D2}}{I_{D1}}$$

For a decade change in current diode voltage drop changes by  $2.3 \text{nV}_{\text{T}}$ 

# Junction resistance/dynamic resistance:

We have found the dynamic resistance graphically. However, there is a basic definition:

The derivative of a function at a point is equal to the slop of the tangent line drawn at that point

Lets take the derivative of equation 1.1

$$\frac{d}{dV_D}I_D = \frac{d}{dV_D}I_S(e^{V_D/nV_T} - 1)$$
 (1.1)

$$\frac{d}{dV_D}I_D = \frac{1}{nV_T}(I_D + I_S), \quad \text{in general } I_D >> I_S$$

$$\frac{d}{dV_D}I_D = \frac{1}{nV_T}I_D$$

$$\frac{dV_D}{dI_D} = r_d = \frac{nV_T}{I_D}$$

Substituting n=1 and V<sub>T</sub>=26 mV 
$$r_d = r_j = \frac{26mV}{I_D}$$

Dynamic rsistance 
$$r_{ac} = \frac{26mV}{I_D} + r_B$$

Where r<sub>B</sub> is the body resistance

$$\frac{d}{dV_{D}}I_{D} = \frac{d}{dV_{D}}[I_{S}(e^{V_{D}/nV_{T}} - 1)]$$

$$= \frac{d}{dV_{D}}[I_{S}e^{V_{D}/nV_{T}} - I_{s}] = \frac{I_{s}}{nV_{T}} e^{V_{D}/nV_{T}} = \frac{1}{nV_{T}} [I_{s}e^{V_{D}/nV_{T}}]$$

$$= \frac{1}{nV_{T}} [I_{s}e^{V_{D}/nV_{T}} - I_{s} + I_{s}]$$

$$= \frac{1}{nV_{T}} [I_{s}(e^{V_{D}/nV_{T}} - 1) + I_{s}]$$

$$\frac{d}{dV_{D}}I_{D} = \frac{1}{nV_{T}}(I_{D} + I_{S}), \quad \text{in general } I_{D} >> I_{S}$$

$$\frac{d}{dV_{D}}I_{D} = \frac{1}{nV_{T}}I_{D} \quad \text{mA}$$

In order to solve the diode circuits: We need to replace the diodes by its equivalent models:

1. Ideal Model

2. Real Model


Simplified


Piece wise linear model

## Ideal diode:

The terminal characteristics of an ideal diode can be interpreted as follows:

- i. If a negative voltage is applied to diode, no current flows, the diode behaves as an open circuit. Diode in this mode is said to be reversed bias. It has zero current in the reverse direction and said to be **Cut-off**.
- ii. If positive voltage is applied, zero voltage drop appear across diode and the diode behaves as short circuit. A forward/positive bias diode is said to be **Turned on**.






## Real diode:

A real diode does not offer zero resistance in forward direction neither it offers infinite resistance in reverse direction (a) First factor is that forward current does not start flowing until the voltage applied to the diode exceeds the knee voltage  $V_k$ 



Simplified model

(b) Second factor is that forward dynamic or ac resistance  $(r_{ac})$  offered by the circuit. If we take  $r_{ac}$  into account, the forward characteristics becomes






<u>Piecewise linear</u> model


# Real diode: 1. Simplified model A real diode does not offer zero resistance in forward direction neither it offers infinite resistance in reverse direction (a) First factor is that forward current does not start flowing until the voltage applied to the diode exceeds the knee voltage Vk 0.7 Forward biased 0.7 Vf **Reversed** biased VR

# Real diode: 2. Piecewise linear model A real diode does not offer zero resistance in forward direction neither it offers infinite resistance in reverse direction (a) First factor is that forward current does not start flowing until the voltage applied to the diode exceeds the knee voltage Vk 0.7 $+\bigvee$ Forward biased 0.7 Vf **Reversed** biased VR


Q. Calculate the circuit current and power dissipated in the (a) ideal diode and (b) 6 ohm resistor of the circuit.




Q. Find the circuit current if any in the following circuit




Q. Sketch the waveform of voltage  $V_o$  across 10K



Q. Sketch the waveform of voltage  $V_{\circ}$ 



Q. Sketch the waveform of voltage V<sub>o</sub> across 10K



Determine  $V_o, I_1, I_{D_1}$ , and  $I_{D_2}$  for the parallel diode configuration




FIG. 2.28

I<sub>1</sub>= 10-0.7/0.33k=28 mA Vo=0.7 V Id1=Id2=28/2=14 mA

### **EXAMPLE 2.9** Determine I, $V_1$ , $V_2$ , and $V_o$ for the series dc configuration of Fig. 2.25.




FIG. 2.25

10+5-0.7=14.3 V Current=14.3/(4.7+2.2) V2=currentX2.2 Vo=V2-5 \*9. Determine  $V_{o_1}$  and  $V_{o_2}$  for the networks of Fig. 2.159.




FIG. 2.159

Vo1=1.2 + 10=11.2

### **EXAMPLE 2.9** Determine I, $V_1$ , $V_2$ , and $V_o$ for the series dc configuration of Fig. 2.25.





FIG. 2.25

\*9. Determine  $V_{o_1}$  and  $V_{o_2}$  for the networks of Fig. 2.159.



Determine  $V_o, I_1, I_{D_1}$ , and  $I_{D_2}$  for the parallel diode configuration







FIG. 2.28





Net effective voltage 16 Volt





**Example 6.9.** Determine the currents  $I_1$ ,  $I_2$  and  $I_3$  for the network shown in Fig. 6.16(i). Use simplified model for the diodes.








Figure 4.4(a) shows a circuit for charging a 12-V battery. If **V**s is a sinusoid with 24-V peak amplitude, find the fraction of each cycle during which the diode conducts. Also, find the peak value of

the diode current and the maximum reverse-bias voltage that appears across the diode.




Figure 4.4 Circuit and waveforms for Example 4.1.

(a)

#### Solution

The diode conducts when  $v_S$  exceeds 12 V, as shown in Fig. 4.4(b). The conduction angle is  $2\theta$ , where  $\theta$  is given by

$$24\cos\theta = 12$$

Thus  $\theta = 60^{\circ}$  and the conduction angle is 120°, or one-third of a cycle.

The peak value of the diode current is given by

$$I_d = \frac{24 - 12}{100} = 0.12 \text{ A}$$

The maximum reverse voltage across the diode occurs when  $v_S$  is at its negative peak and is equal to 24 + 12 = 36 V.

### **Another Application: Diode Logic Gates**

Figure 4.5 shows two diode logic gates. To see how these circuits function, consider a positive-logic system in which voltage values close to 0 V correspond to logic 0 (or low) and voltage values close to

+5 V correspond to logic 1 (or high). The circuit in Fig. 4.5(a) has three inputs,  $V_A$ ,  $V_B$ , and  $V_C$ . It is

easy to see that diodes connected to +5-V inputs will conduct, thus clamping the output  $V_{\gamma}$  to a value equal to +5 V. This positive voltage at the output will keep the diodes whose inputs are low (around 0 V) cut off. Thus the output will be high if one or

more of the inputs are high. The circuit therefore implements the logic OR function, which in Boolean notation is expressed as the circuit of Fig. 4.5(b) implements the logic AND function,

Y (A B C) = A+B+C $Y A B C = A \cdot B \cdot C$ 





Figure 4.5 Diode logic gates: (a) OR gate; (b) AND gate (in a positive-logic system).

## Rectifier:

- 1. Half wave rectifier
- 2. Full wave rectifier


# 1. SINUSOIDAL INPUTS; HALF-WAVE RECTIFICATION:

The process of removing one-half the input signal to establish a dc level is called *halfwave rectification*.




a full period and an average value determined by


$$V_{\rm dc}=0.318\ V_m$$




Conduction region  $(0 \rightarrow T/2)$ .



*Nonconduction region*  $(T/2 \rightarrow T)$ .



The effect of using a silicon diode with  $V_K = 0.7$  V is demonstrated in Fig. 2.48 for the forward-bias region. The applied signal must now be at least 0.7 V before the diode can turn "on." For levels of  $v_i$  less than 0.7 V, the diode is still in an open-circuit state and  $v_o = 0$  V, as shown in the same figure. When conducting, the difference between  $v_o$  and  $v_i$  is a fixed




Effect of  $V_K$  on half-wave rectified signal.

level of  $V_K = 0.7$  V and  $v_o = v_i - V_K$ , as shown in the figure. The net effect is a reduction in area above the axis, which reduces the resulting dc voltage level. For situations where  $V_m \gg V_K$ , the following equation can be applied to determine the average value with a relatively high level of accuracy.


$$V_{\rm dc} \cong 0.318(V_m - V_K)$$

In fact, if  $V_m$  is sufficiently greater than  $V_K$ , Eq. (2.7) is often applied as a first approximation for  $V_{dc}$ .

Half wave rectifier circuit: Capacitor reservoir, capacitor filter circuit:



### Ripple amplitude and capacitance:



$$\begin{split} E_{ave} &= \text{Average DC output voltage} \\ E_{o(max)} &= \text{maximum DC output voltage} \\ E_{o(min)} &= \text{minimum DC output voltage} \\ V_r &= \text{ripple pick to peak Voltage} \\ T &= \text{total time period} \\ t_1 &= \text{discharging time} \\ t_2 &= \text{charging time} \\ \theta_1 &= \text{phase angle of input wave from 0 to E}_0 \end{split}$$

 $\theta_1$ =phase angle of input wave from 0 to  $E_{o(min)}$   $\theta_2$ = phase angle of input wave from  $E_{o(min)}$  to  $E_{o(max)}$ 

$$\begin{aligned} \mathbf{E}_{o(\text{min})} &= \mathbf{E}_{o(\text{max})} \text{Sin} \theta_1 \\ \theta_1 &= \text{sin}^{-1} (\mathbf{E}_{o(\text{min})} / \mathbf{E}_{o(\text{min})}) \\ \theta_1 &= 90^{\circ} - \theta_1 \end{aligned}$$

$$t_2 = \frac{\theta_2 T}{360}$$


$$t_1 = T - t_2$$


$$C = \frac{I_L t_1}{V_r}$$


### **FULL-WAVE RECTIFICATION**


### **Bridge Network**

The dc level obtained from a sinusoidal input can be improved 100% using a process called *full-wave rectification*. The most familiar network for performing such a function appears in Fig. 2.53 with its four diodes in a *bridge* configuration. During the period t = 0 to T/2 the polarity of the input is as shown in Fig. 2.54. The resulting polarities across the ideal diodes are also shown in Fig. 2.54 to reveal that  $D_2$  and  $D_3$  are conducting, whereas  $D_1$  and  $D_4$  are in the "off" state. The net result is the configuration of Fig. 2.55, with its indicated current and polarity across R. Since the diodes are ideal, the load voltage is  $v_0 = v_i$ , as shown in the same figure.












**EXAMPLE 2.17** Determine the output waveform for the network of Fig. 2.64 and calculate the output dc level and the required PIV of each diode.



### **Center-Tapped Transformer**

A second popular full-wave rectifier appears in Fig. 2.60 with only two diodes but requiring a center-tapped (CT) transformer to establish the input signal across each section of the secondary of the transformer. During the positive portion of  $v_i$  applied to the primary of the transformer, the network will appear as shown in Fig. 2.61 with a positive pulse across each section of the secondary coil.  $D_1$  assumes the short-circuit equivalent and  $D_2$  the open-circuit equivalent, as determined by the secondary voltages and the resulting current directions. The output voltage appears as shown in Fig. 2.61.





#### Next class:

- 1. diode circuit analysis
- 2. Diode small signal model
- 3. Diode high frequency model
- 4. Depletion layer capacitance
- 5. Diffusion capacitance
- Zener break down, avalanche break down
- 7. Voltage regulation

# SIGNIFICANT EQUATIONS

- **Semiconductor Diodes** W = QV,  $1 \text{ eV} = 1.6 \times 10^{-19} \text{ J}$ ,  $I_D = I_s (e^{V_D/nV_T} 1)$ ,  $V_T = kT/q$ ,  $T_K = T_C + 273^\circ$ ,  $k = 1.38 \times 10^{-23} \text{ J/K}$ ,  $V_K \cong 0.7 \text{ V}$  (Si),  $V_K \cong 0.3 \text{ V}$  (Ge),  $V_K \cong 1.2 \text{ V}$  (GaAs),  $R_D = V_D/I_D$ ,  $r_d = 26 \text{ mV}/I_D$ ,  $r_{av} = \Delta V_d/\Delta I_d |_{\text{pt. to pt.}}$ ,  $P_D = V_D I_D$ ,  $T_C = (\Delta V_Z/V_Z)/(T_1 T_0) \times 100\%/^\circ \text{C}$
- **2 Diode Applications** Silicon:  $V_K \cong 0.7 \text{ V}$ , germanium:  $V_K \cong 0.3 \text{ V}$ , GaAs:  $V_K \cong 1.2 \text{ V}$ ; half-wave:  $V_{dc} = 0.318V_m$ ; full-wave:  $V_{dc} = 0.636V_m$