




Introduction to Embedded systems (Microcontrollers)

Final Revision - I



مدينه نصر - شارع النزهه - عمارت الشركه السعوديه - امام البوابه الرانسيه لدارالدفاع
الجوى - بجوار سوبر ماركت مكه مول

للاستعلام : 01152088956 / 01004341713

2024 / 2025

Final Revision

Part 2

Content after MidTerm (1/2)


Content :-

- 1) optimization
- 2) SysTick Timer
- 3) Timers "GPTM"

2) Systick Timer

~.~.~.~.~.




Timer is an independent hardware that takes a clock and make Ticks with every edge



The Systick timer is a 24 bit-timer that means it can count from 0x00FFFFFF to 0X0000 0000 (16,777,216 Ticks)

Systick Timer has 3 registers to control it

- bit0 → 0 disable
→ 1 enable
- bit1 → 0 no interrupt
→ 1 make interrupt
- bit2 → 0 external CLK
→ 1 internal CLK



bit 16 in CTRL Register "Count flag" is SET to 1 when timer reaches 0, this flag returns to 0 when the CTRL Register is Red. "LDR"


3) GPTM

Tiva-C has 12 Timers rather than Systick Timer in a module called GPTM "General purpose Timer module" the 12 Timers are :-

6 Timers 32-bit ($0 \rightarrow 5$)

6 wide-Timers 64-bit ($0 \rightarrow 5$)

each Timer can be splitted to 2 timers with half Range.

eg. Timer0 "32-bit"  Timer0A "16-bit"
Timer0B "16-bit"

GPTM Registers

① RCGCTIMER → used to unlock the clock to the Timer

Timer0 → bit0

Timer1 → bit1

⋮

② GPTM CFG → used to determine if the timer will work Concatinated "32-bit" or individual "16"

if $\text{GPTMCFG} = 0$; → 32-bit timer

else if $\text{GPTMCFG} = 0x4$; → 16-bit timer

③ GPTM CTL → to enable/disable timer
to choose if the timer should stop when the CPU stops with the debugger

bit0 → enable / disable

① ②

bit1 → Stop with CPU / don't stop

① ②

④ GPTM TAMR "Timer A mode Register"

bit 0,1 → To determine timer mode
B0 B1
0 1 → one shot
1 0 → periodic

bit 4 → to determine timer Direction
0 → Count Down
1 → Count up

⑤ GPTM RIS "Raw interrupt Status"

Contains the flags for different timer modes

Bit 0 "TAToRIS (Timer A Time out Raw interrupt status)"

if 0 timer Didn't finish Counting

if 1 timer finished Counting

⑥ GPTM ICR "interrupt clear register"

Contains bits corresponding to the flag bits in RIS
these bits are used to clear the flag bits

Bit 0 "TAToCINT (Timer A Time out clear interrupt)"

if you write it to 1 then "TAToRIS" is 0

and "TAToCINT" is 0 afterwards.

⑦ GPTM IM "interrupt MASK"

Contains bits corresponding to the flag bits in RIS
When SET to 1 this Causes Flag to Cause interrupt

Bit 0 "TAToIM" When SET to 1 this makes "TAToRIS" Cause interrupt

⑧ GPTM TAILR "Timer A interval load register"
used to put the number of ticks in

⑨ GPTM TAPR "Timer A preScalEr"
used to determine the preScalEr
Can take Values from 0→255
Which means prescaler from 1→256

⑩ GPTM TAR "Timer A register"
Contains the value of the timer now

⑪ GPTM TAV "Timer A Value"
Contains the value of the timer now
+ the value of the prescaler

prescaler value e.g. 0x00005	timer value e.g. 0xfe21
---------------------------------	----------------------------

Note When timer is splitted we user Timer A Registers
for timer A and timer B registers for timer B
But when timer is concatenated we use only Timer A Registers

prescaler with down timer is Time multiplication
so with up timer is Time extension

$$\text{no of ticks} = \frac{\text{Frequency (Hz)} * \text{Time (s)}}{\text{prescaler "1→256"}}$$

Reload Value = no of ticks - 1 "TAILR"

prescaler value = prescaler - 1 "TAPR"

DATA SHEET

main.c tm4c123gh6pm.h x

```

#define TIMERO_CFG_R      (((volatile unsigned long *)0x40030000))
#define TIMERO_IMR_R      (((volatile unsigned long *)0x40030004))
#define TIMERO_TBMR_R     (((volatile unsigned long *)0x40030008))
#define TIMERO_CTL_R      (((volatile unsigned long *)0x4003000C))
#define TIMERO_SYNC_R     (((volatile unsigned long *)0x40030010))
#define TIMERO_IMR_R      (((volatile unsigned long *)0x40030018))
#define TIMERO_RIS_R      (((volatile unsigned long *)0x4003001C))
#define TIMERO_MIS_R      (((volatile unsigned long *)0x40030020))
#define TIMERO_ICR_R      (((volatile unsigned long *)0x40030024))
#define TIMERO_TAILR_R    (((volatile unsigned long *)0x40030028))
#define TIMERO_TBILR_R    (((volatile unsigned long *)0x4003002C))
#define TIMERO_TAMATCHR_R (((volatile unsigned long *)0x40030030))
#define TIMERO_TBMATCHR_R (((volatile unsigned long *)0x40030034))
#define TIMERO_IAPR_R     (((volatile unsigned long *)0x40030038))
#define TIMERO_IBPR_R     (((volatile unsigned long *)0x4003003C))
#define TIMERO_IAPMR_R    (((volatile unsigned long *)0x40030040))
#define TIMERO_IBPMR_R    (((volatile unsigned long *)0x40030044))
#define TIMERO_TAR_R      (((volatile unsigned long *)0x40030048))
#define TIMERO_TBR_R      (((volatile unsigned long *)0x4003004C))
#define TIMERO_TAV_R      (((volatile unsigned long *)0x40030050))
#define TIMERO_TBV_R      (((volatile unsigned long *)0x40030054))
#define TIMERO_RICPD_R    (((volatile unsigned long *)0x40030058))
#define TIMERO_TAPS_R     (((volatile unsigned long *)0x4003005C))
#define TIMERO_TBPS_R     (((volatile unsigned long *)0x40030060))

```

```

//*****NVIC SYSTEM PRIORITIES*****
#define NVIC_SYS_PRIP_TICK_M 0xE0000000 // Tick Exception Priority
#define NVIC_SYS_PRIP_PENDSV_M 0x000E0000 // PendSV Priority
#define NVIC_SYS_PRIP_DEBUG_M 0x000000F0 // Debug Priority
#define NVIC_SYS_PRIP_TICK_S 29
#define NVIC_SYS_PRIP_PENDSV_S 21
#define NVIC_SYS_PRIP_DEBUG_S 5

```

```

#define NVIC_SYS_CTRL_R   (((volatile unsigned long *)0xE000ED10))
#define NVIC_NFG_CTRL_R  (((volatile unsigned long *)0xE000ED14))
#define NVIC_SYS_PRI1_R   (((volatile unsigned long *)0xE000ED18))
#define NVIC_SYS_PRI2_R   (((volatile unsigned long *)0xE000ED1C))
#define NVIC_SYS_PRI3_R   (((volatile unsigned long *)0xE000ED20))

#define GPIO_PORTA_AHB_DATA_BITS_R { volatile unsigned long *}0x40052000)

```

Question 6: (9 Marks)

During in circuit debugging session, the following C and disassembly subset windows are shown. Starting from instruction at 0x84, Step-Over command is forwarded to instruction at 0x86 and then 0x88. Find the values stored at Timer0_TAR_R at each step by filling the following table. The number of clock cycles needed to execute relevant assembly instructions are given in the table.

main.c x tm4c123gh6pm.h

Disassembly

```

#include "tm4c123gh6pm.h"
void timer0A_delayMs(int ttime);

int main() {
    SYSCTL_RCGCGPIO_R = 0x20U;
    GPIO_PORTF_DIR_R = 0x0E0U;
    GPIO_PORTF_DEN_R = 0x0E0U;
    SYSCTL_RCGCTIMER_R |= 0x01;
    TIMER0_CTL_R = 0x00;
    TIMER0_CFG_R = 0x04;
    TIMER0_TAMR_R = 0x02;
    TIMER0_TAPR_R = 5;
    while (1) {
        GPIO_PORTF_DATA_R = 0x080U;
        timer0A_delayMs(100);
        GPIO_PORTF_DATA_R = 0x000U;
        timer0A_delayMs(100);
    }
}

void timer0A_delayMs(int ttime)
{
    TIMER0_CTL_R = 0x00;
    TIMER0_ICR_R = 0x01;
    TIMER0_TAILR_R = 0xFFFF;
    TIMER0_CTL_R |= 0x03;
}

```

Disassembly

Assembly Instruction at ...	Number of Clock Cycles	Timer0_TAR_R ?
0x84	6	0x FFE
0x86	4	0x FFE
0x88	4	0x FFd

Assembly Instruction at ...

Number of Clock Cycles

Timer0_TAR_R ?

TAPR = 0x 5;

TAILR = 0x FFF;

TAV

0005 | 0FFF

TAR

0000 0F F F

0x84

0005 0FFE

0000 0FFE

0x86

0001 0FFE

0000 0FFE

0x88

0003 0FFd

0000 0FFd

Summer 21

Question 4: (8 Marks)

During in circuit debugging session, the following C and disassembly subset windows are shown. Starting from instruction 0x84, Step-Over command is forwarded to instruction at 0x86 and then 0x88. Find the values stored at Timer0_TAR_R after each step by filling the following table. The number of clock cycles needed to execute relevant assembly instruction are given in the table.

```

main.c x tm4c123gh6pm.h Disassembly
Goto Memory
Disassembly
#include "tm4c123gh6pm.h"
void timer0A_delayMs(int ttime);

int main() {
    SYSCTL_RCGCGPIO_R = 0x200;
    GPIO_PORTF_DIR_R = 0x0EU;
    GPIO_PORTF_DEN_R = 0x0EU;
    SYSCTL_RCGCTIMER_R |= 0x01;
    TIMER0_CTL_R = 0x0;
    TIMER0_CFG_R = 0x04;
    TIMER0_TAMR_R = 0x02;
    TIMER0_TAPR_R = 3;
    while (...) {
        GPIO_PORTF_DATA_R = 0x0EU;
        timer0A_delayMs(100);
        GPIO_PORTF_DATA_R = 0x00U;
        timer0A_delayMs(100);
    }
}

void
timer0A_delayMs(int ttime)
{
    TIMER0_CTL_R = 0x0;
    TIMER0_ICR_R = 0x1;
    TIMER0_TAILR_R = 0xFFFF;
    TIMER0_CTL_R |= 0x03;
    // Redacted code
}

```

Disassembly

Instruction Address	Assembly Instruction	Number of Clock Cycles	Register / Value
0x72	MOVS R4, #0		
0x74	STR R4, [R1, #0xc]		
0x76	MOVS R5, #1		
0x78	STR R5, [R1, #0x24]		
0x7a	STR R2, [R1, #0x28]		
0x7c	LDR R3, [R1, #0xc]		
0x7e	ORR.W R3, R3, #3		
0x82	STR R3, [R1, #0xc]		
0x84	while ((TIMER0_RIS_R & 0x1) == 0) :		
0x86	LDR R3, [R1, #0xc]	6	
0x88	LSIS R4, R3, #31	4	
0x8a	BPL.N 0x84		
0x8c	MOVS R3, #0		
0x8d	STR R3, [R0]		
0x8e	timer0A_delayMs(100);		
0x90	STR R3, [R1, #0xc]		
0x92	MOVS R4, #1		
0x94	STR R4, [R1, #0x24]		
0x96	STR R2, [R1, #0x28]		
0x98	LDR R3, [R1, #0xc]		

Assembly Instruction at ...	Number of Clock Cycles	Timer0_TAR_R ?
0x84	6	0x FFe
0x86	4	0x FFd
0x88	4	0x FFc
0x84	6	0x FFa

TAPR = 0x3;

TAV

TAILR = 0x FFF

0003	0FFF
0001	0FFE
0001	0FFd
0001	0FFC
0003	0FFa

Question 5: (6 Marks)

During in circuit debugging session, the following C code snap shot is shown. Fill in (your best expectations) the memory locations when BP1 is hit and BP2 is hit during debugging.

main.c X tm4c123gh6pm.h

Memory When BP1 is hit

Address	Value	Memory
0x10030000	00000000	
0x40030008	00000000	
0x40030010	00000000	00000000
0x40030018	00000000	
0x4003001C	00000000	
0x40030028		
0x40030030	0000FFFF	0000FFFF
0x40030038		00000000
0x40030040	00000000	00000000
0x40030048		0000FFFF
0x40030050		0000FFFF

Memory When BP2 is hit

Address	Value	Memory
0x10030000		
0x40030008	00000000	
0x40030010	00000000	00000000
0x40030018	00000000	
0x4003001C	00000000	
0x40030028		
0x40030030	0000FFFF	0000FFFF
0x40030038		00000000
0x40030040	00000000	00000000
0x40030048		00000000
0x40030050		0000FFFF

- BP1
- BP2

Question 6: (6 Marks)

During same debugging session of Q5, the following disassembly window snap shot is shown. Opposite to each instruction, is the number of clock cycles needed for execution. Starting from the green line, assembly is stepped over one after one.

Line No	Assembly	Clock Cycles
1	while ((TIMERO_RIS.R & 0x1) == 1)	5
2	ldr r0, [R0]	6
3	ldr r0, [R0]	4
4	isls r0, R0, #31	4
	bpl r0, 0x40030018	

What will be the content of R0 after execution of the first assemble line?

Assume that the relevant TAV register reached 0x0001FFF0 when the program is stopped at Line 1. Fill in (your best expectations) the memory locations when program is moved from Line 1 and back again to starting point.

Program moved from Line 1 to Line 2

Memory		
Go to	0x4003001c	Memory
0x40030000		
0x40030008	00000000	
0x40030010	00000000	00000000
0x40030018	00000000	
0x40030020	00000000	
0x40030028		
0x40030030	0000FFFF	0000FFFF
0x40030038		00000000
0x40030040	00000000	00000000
0x40030048		0000FFFF
0x40030050	0000FFFF	

Program moved from Line 2 to Line 3

Memory		
Go to	0x4003001c	Memory
0x40030000		
0x40030008	00000000	
0x40030010	00000000	00000000
0x40030018	00000000	
0x40030020	00000000	
0x40030028		
0x40030030	0000FFFF	0000FFFF
0x40030038		00000000
0x40030040	00000000	00000000
0x40030048		0000FFFF
0x40030050	0000FFFF	

Program moved from Line 3 to Line 4

Memory		
Go to	0x4003001c	Memory
0x40030000		
0x40030008	00000000	
0x40030010	00000000	00000000
0x40030018	00000000	
0x40030020	00000000	
0x40030028		
0x40030030	0000FFFF	0000FFFF
0x40030038		00000000
0x40030040	00000000	00000000
0x40030048		0000FFFF
0x40030050	0000FFFF	

Program moved from Line 4 to Line 1

Memory		
Go to	0x4003001c	Memory
0x40030000		
0x40030008	00000000	
0x40030010	00000000	00000000
0x40030018	00000000	
0x40030020	00000000	
0x40030028		
0x40030030	0000FFFF	0000FFFF
0x40030038		00000000
0x40030040	00000000	00000000
0x40030048		0000FFFF
0x40030050	0000FFFF	