OBJECTIVE:

(i) To increase the coding efficiency in Verilog by giving some complex program.

TOPIC:
Traffic Light Controller using Verilog

This Verilog code is a Finite State Machine (FSM)-based Traffic Light Controller designed for four-way intersections (North, East, South, and West). It operates in a cyclic manner, controlling traffic lights using a clock signal

Steps:

- 1. inputs and Outputs
 - clk → Clock signal (controls transitions between states).
 - reset → Asynchronous reset (resets the system to the initial state).
 - north_light, east_light, south_light, west_light → 3-bit outputs representing the color of the traffic light (Red, Yellow, or Green).
- 2. Traffic Light Encoding (3-bit values)

Light Binary Code

Red 100

Yellow 010

Green 001

Each direction (North, East, South, West) has an associated 3-bit output that determines which light is ON.

3. State Machine (FSM)

The system operates using 8 states, where each direction gets a Green light in sequence.

State Name	Binary Code	Active Light
NORTH_GREEN	0000	North \rightarrow Green
NORTH_YELLOW	0001	North \rightarrow Yellow
EAST_GREEN	0010	East $→$ Green
EAST_YELLOW	0011	East → Yellow
SOUTH_GREEN	0100	South \rightarrow Green
SOUTH_YELLOW	0101	South → Yellow
WEST_GREEN	0110	West \rightarrow Green
WEST_YELLOW	0111	West → Yellow

The cycle repeats continuously.

4. State Transition Logic

- The always @(posedge clk or posedge reset) block is responsible for transitioning from one state to another.
- The **timer** ensures a delay (~1 second) before moving to the next state.

Each traffic light remains in a state for 1 second before transitioning.

5. Next State Logic

This is a combinational block that determines the next state of the FSM.

Ensures the correct sequence of traffic light changes.

6. Output Logic (Traffic Light Control)

- Default all lights to RED.
- Based on the current state, one direction gets GREEN or YELLOW.

Only one direction gets GREEN at a time


Code:


```
module project(
 input clk,
                // Clock signal
                 // Asynchronous reset
  input reset,
  output reg [2:0] north_light, // North Traffic Light {Red, Yellow, Green}
  output reg [2:0] east light, // East Traffic Light {Red, Yellow, Green}
  output reg [2:0] south light, // South Traffic Light {Red, Yellow, Green}
  output reg [2:0] west light // West Traffic Light {Red, Yellow, Green}
);
// Traffic Light Encoding (3-bit)
parameter RED = 3'b100;
parameter YELLOW = 3'b010;
parameter GREEN = 3'b001;
// State Encoding (4-bit)
parameter NORTH GREEN = 4'b0000;
parameter NORTH_YELLOW = 4'b0001;
parameter EAST GREEN = 4'b0010;
parameter EAST YELLOW = 4'b0011;
parameter SOUTH GREEN = 4'b0100;
parameter SOUTH_YELLOW = 4'b0101;
parameter WEST GREEN = 4'b0110;
parameter WEST_YELLOW = 4'b0111;
```

```
// Registers to hold current and next state
reg [3:0] state, next state;
// Timer Counter for delay
reg [31:0] timer;
// State Transition Logic (Clock-Driven FSM)
always @(posedge clk or posedge reset) begin
 if (reset) begin
    state <= NORTH_GREEN; // Start with North Green
    timer <= 0;
 end else begin
    if (timer \geq 32'd50 000 000) begin // Assuming 50M cycles (~1 sec delay)
      state <= next state;
      timer <= 0;
    end else begin
      timer <= timer + 1;
    end
  end
end
// Next State Logic (Combinational Logic)
always @(*) begin
 case (state)
    NORTH GREEN: next state = NORTH YELLOW;
    NORTH YELLOW: next state = EAST GREEN;
    EAST GREEN: next state = EAST YELLOW;
    EAST YELLOW: next state = SOUTH GREEN;
    SOUTH GREEN: next state = SOUTH YELLOW;
    SOUTH_YELLOW: next_state = WEST_GREEN;
    WEST GREEN: next state = WEST YELLOW;
    SOUTH_YELLOW: next_state = WEST_GREEN;
    WEST GREEN: next state = WEST YELLOW;
    WEST_YELLOW: next_state = NORTH_GREEN;
              next_state = NORTH_GREEN;
    default:
 endcase
end
// Traffic Light Output Logic
always @(*) begin
 // Default all lights to RED
 north light = RED;
 east light = RED;
  south light = RED;
```

```
west_light = RED;

case (state)
   NORTH_GREEN: north_light = GREEN;
   NORTH_YELLOW: north_light = YELLOW;
   EAST_GREEN: east_light = GREEN;
   EAST_YELLOW: east_light = YELLOW;
   SOUTH_GREEN: south_light = GREEN;
   SOUTH_YELLOW: south_light = YELLOW;
   WEST_GREEN: west_light = GREEN;
   WEST_YELLOW: west_light = YELLOW;
   endcase
end
endmodule
```





AD north lightini	Location E/O Bank	I/O Standard	General Function	Special Function	Reserved	Enabled	VALUE OF STREET
porth light[1]	PIN_V21	3.3-V LVTTL 3.3-V LVTTL 3.3-V LVTTL	Row (JO)	LVDS866		Yes	\$1150 PATE PATE AND
© north light[2]	PIN_TIB	3.3-V LVTTL					
east_light[0]	PIN_KIZ	3.3-V LVTTL				Yes Yes	
east_light[1]	-UN_V22 6	3.3-V LVTTL				Yes	
east light[2]	PERM DIS 6	3.3-V LVTTL	Row I/O	LVD389h		Yes	
south_light[0]	FIN_K18 6	3.3-V LVTTL		JAMOISISHIN			
south_light[1]	PIN_V23 PIN_V193 PIN_V193 PIN_V19 PIN_	3.3-V LVTTL		LVDS95n		Yes Yes	
south light[2]	PIN_U18 6	3.3-V LVTTL	Row I/O	AVDS84p		Yes	
west_light[0]	PIN_U22 6	3.3-V LVTTL	Row t/o	PLL4LOUTh		Yes	ALCOHOLD IN
west light[1]	PIN_R20 6	3.3-V LVTTL		LVDS85p. QTPQTISH		Yes	
	PIN_Y18	3.3-V LVTTL	Row I/O	VREHBISNO		Yes	THE PERSON NAMED IN
© west_light[2]		3.3-V LVTTL	Row MO			Yes	
Ш≥reset	PIN_L1 2 PIN_L22 5	3.3-V LVTTL 3.3-V LVTTL	Dedicated Clock	CLKO, LVOSCAMBILIN		Yes	ACCOUNTS AND
east_light		DID-VILVEIL	Dedicated Clock	CHR41 (MUSELLINALI)		Yes	
inorth light							
project:inst						Yes Yes	
south_light							array and
west_light	26.55 26.1 27.0 27.0 1 Links 1 24.1 24.0 1 Links 2 24.1 24.0 1					Yes	
	00000000000000000000000000000000000000					Yes	