CO-2 Home Assignment:

Discues about the Register Geometer & Asthmatic

Register Frameter:

Information transferred from one register to another is designated in symbolic from by means of replacement operator.

R2 -> P1

It denoted the transfer of the data from register R1 into R2. Normally we want the transfer do occur only in the preddlement Control conduction. This can be shown by you were if - then Statements - if (P=4) then (P24-P1)

Some of the basic micro operations are addition

Subtraction, increment- and decrement.

Add microoperation:

The is defined by the following statement

Ju above statement instruction the data or

contents of Regester R1 to be added to data or content of Register R2 and The Sum should be transfered to register R3.

Subtract micro-operation

In Subtract micro-operation, inistead of arrig minus operator are take is compriment and add to the Registor which gets Subtracted

1-e PI-R2 is equivalent to R3-+ PI+P2)+1 Inversent or Dunement micro operation Inversent and Decrement micro-operations are generally performed oby adding and substrate I to and from the Register Respectively. PI -> PI+ 1 RICT RICT 2. Expeair the operations of smylo Bus quhitedre, In Single Dus architecture, all compounts forchiding the lentral processing buit, memory and theriperals share a common bus, when many derives need the bus at the same fine this creates a states of conflict Called bus Contention. Some mait for the Bus while amalker her control of it. Imput' [memory] Procenor > pus Single Bris 84 overliere One Common Bus is used for Communication between pheriphrals and processors. Instructions and data both are transferred in Some Bus.


Its performance is low. cost of single Bur stoueture is low. Humbus of tydes for execution is more. Execution of proces is low. Number of Registers associated are less. At a timeSingle operand can be seed your Bus. 3. Demonstrate the process of converting cogical address unto low physical address. conversion of vogical address to physical address. * une conept of a logical address space that is bound to a seperate physical space is central to oproper memory mamagement. & hogical address - generated day the CPU, also referred to as vistual address. * physical address - address seen by the memory Unit * Logical and pupical address are the Somie in Compile time & cload time address building hagical Scheetor | Osten offset _ . [Segment translation] Pa > Advers DIR PARE JOFASET [PANE translations Physical Address]

there are steps to thometane togical address to physical address.

Step 1: Frid the Index field from the segment relector and were due undex field to woode the segment descriptor for the segment in geobal descriptor table (401)

Descriptor to make sure that the segment is accernible and the Offset is within the cimit of the segment.

steps: The bare address of the segment neits be obtained from due segment descipter. Then The base address of the segment will be added to the offset do determine a dinerradding.




4. Infoz the operation of cache memory sparred on their storage fundioning and mapping techniques

Cache memory;

03

lache memory is a special chigh-speed nombry. It is used to speed up and synchronizming with high speed CPV. eache memory is costies than man memory or disk memory by economical Thom CPU registors.



cachemaping;

Then are three different types of mapping used for the purpose of cache memory. nehich are as yours:

- 1) Direct mapping.
- 2) Associate mapping.
- 3) set ansociate mapping.

* Direct mapping) The simple technique, lenguer as direct mappines, maps each whock of main memory into only one possible cache line.

i=j modulo m.

nehere i's cache live numbin.

i's min memony brook number. manumbers of mies in the Cache.