
Design and Verification of 16x8 Asynchronous FIFO



Code:

```
Module async fifo(rdata,full_flag,empty_flag,wdata,wclk,rclk,reset,
w enable,r enable);
parameter depth=16,ptr size=4;
input wclk,rclk,reset,w enable,r enable;
input [7:0] wdata;
output reg [7:0] rdata;
output full flag, empty flag;
reg [7:0] mem [depth-1:0];
reg [ptr size:0] wptr,rptr;
wire [ptr size:0] wp sync,rp sync;
//Synchronizing pointers using double synchronizer
double sync read (rp sync,wclk,reset,rptr);
double sync write (wp sync,rclk,reset,wptr);
assign full flag = ({~wptr[ptr size], wptr[ptr size-1:0]} ==
rp sync[ptr size:0]);//write pointer wrapped around once making MSB
assign empty flag=(wp sync == rptr); //read pointer catching write
pointer
always@(posedge wclk, posedge reset) begin
if(reset) wptr<=0;</pre>
else begin
    if(w enable && ~full flag) begin
        mem[wptr[ptr size-1:0]]<=wdata;wptr<=wptr+1;</pre>
    end
     end
always@(posedge rclk,posedge reset) begin
if(reset) rptr<=0;</pre>
else begin
    if(r enable && ~empty flag) begin
        rdata<=mem[rptr[ptr size-1:0]];rptr<=rptr+1;
        end
    end
     end
endmodule
module double sync (output reg [4:0] q2, input clk, reset, input [4:0]
d1);
```

```
reg q1;
always@(posedge clk,posedge reset)
if(reset==1'b1) begin
    q1 <= 0; q2 <= 0;
        end
else
    begin
    q1<=d1;q2<=q1;
    end
end
endmodule
//Test bench
module test;
parameter depth=16, pointer=4;
reg wclk,rclk,reset,w_enable,r_enable;
reg [7:0] wdata,data in;
wire [7:0] rdata;
wire full flag,empty_flag;
integer count;
async fifo f
(rdata, full_flag, empty_flag, wdata, wclk, rclk, reset, w_enable, r_enable)
task write;
input [7:0] data in;
begin
@(posedge wclk)
    if(!full flag) begin
        w enable=1;wdata=data in;
@(posedge wclk)
    w enable=0;
        end
    end
endtask
task read;
begin
@(posedge rclk)
    if(!empty_flag) begin
        r enable=1;
@(posedge rclk)
    r enable=0;
        end
    end
endtask
task rw;
begin
data in=$random; write(data in); read();
end
endtask
task full_empty;
 begin
     for(count=0;count<depth+1;count=count+1) begin</pre>
        data in=$random; write(data in);
     for(count=0;count<depth+1;count=count+1) begin</pre>
      read();
```

```
end
      end
      endtask
always #5 wclk = ~wclk;
always #10 rclk = ~rclk;
initial
begin
    $dumpfile("fifo.vcd");$dumpvars;
    wclk=0;rclk=0;
    reset=1;
    #15; reset=0;
    @(posedge wclk)
        rw;full_empty;
        #100
        $finish;
    end
 endmodule
```

Timing Diagram:

