



*micromachines*



Review

---

# Comprehensive Review of FinFET Technology: History, Structure, Challenges, Innovations, and Emerging Sensing Applications

---

Koosha Karimi, Ali Fardoost and Mehdi Javanmard

Special Issue

Feature Papers of Micromachines in 'Engineering and Technology' 2024

Edited by

Prof. Dr. Stephen Edward Saddow



<https://doi.org/10.3390/mi15101187>



Review

# Comprehensive Review of FinFET Technology: History, Structure, Challenges, Innovations, and Emerging Sensing Applications

Koosha Karimi <sup>†</sup> ID, Ali Fardoost <sup>†</sup> ID and Mehdi Javanmard \*

Department of Electrical and Computer Engineering, Rutgers, The State University of New Jersey, New Brunswick, NJ 08854, USA; koosha.karimi@rutgers.edu (K.K.); fardoost.ali@rutgers.edu (A.F.)

\* Correspondence: mehdi.javanmard@rutgers.edu

† These authors contributed equally to this work.

**Abstract:** The surge in demand for 3D MOSFETs, such as FinFETs, driven by recent technological advances, is explored in this review. FinFETs, positioned as promising alternatives to bulk CMOS, exhibit favorable electrostatic characteristics and offer power/performance benefits, scalability, and control over short-channel effects. Simulations provide insights into functionality and leakage, addressing off-current issues common in narrow band-gap materials within a CMOS-compatible process. Multiple structures have been introduced for FinFETs. Moreover, some studies on the fabrication of FinFETs using different materials have been discussed. Despite their potential, challenges like corner effects, quantum effects, width quantization, layout dependencies, and parasitics have been acknowledged. In the post-planar CMOS landscape, FinFETs show potential for scalability in nanoscale CMOS, which leads to novel structures for them. Finally, recent developments in FinFET-based sensors are discussed. In a general view, this comprehensive review delves into the intricacies of FinFET fabrication, exploring historical development, classifications, and cutting-edge ideas for the used materials and FinFET application, i.e., sensing.

**Keywords:** short channel effect (SCE); FinFETs; multi-gate technology; high-k dielectrics; device performance metrics; biosensors; fabrication materials; Gas Sensing; pH Sensing; Ion Sensing; Temperature Sensing



**Citation:** Karimi, K.; Fardoost, A.; Javanmard, M. Comprehensive Review of FinFET Technology: History, Structure, Challenges, Innovations, and Emerging Sensing Applications. *Micromachines* **2024**, *15*, 1187. <https://doi.org/10.3390/mi15101187>

Academic Editors: Parsian K. Mohseni and Stephen Edward Saddow

Received: 16 August 2024

Revised: 6 September 2024

Accepted: 21 September 2024

Published: 25 September 2024



**Copyright:** © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

The electronics industry is undergoing a relentless trend toward miniaturization, and this transformation is especially notable in the realm of MOSFETs. Nevertheless, as these devices shrink to dimensions below 32 nm, a host of electric performance issues come to the forefront. These issues encompass the escalation of detrimental effects like Short Channel Effect (SCE), Gate Induced Drain Leakage (GIDL), diminished low power performance, gate direct tunneling leakage, Drain Induced Barrier Lowering (DIBL), subthreshold leakage current ( $I_{off}$ ) increase, and threshold voltage ( $V_{th}$ ) shifts. In response to these challenges, Multi-Gate Field Effect Transistors (MuGFETs) have emerged as the most practical and effective alternatives for downsizing planar MOSFETs. This transition to multi-gate structures offers a powerful solution to overcome the limitations posed by shrinking device sizes while enhancing overall performance and reliability [1–6]. Some of these designs, like Dual Gate FinFET and Tri gate FinFET, benefit from thin Si-film, lightly doped channels, and double gates for better channel control [1].

Using MuGFET instead of planar MOSFETs leads to a better performance of the circuit, such as improving stability, higher  $I_{on}/I_{off}$  ratio, decreased Short Channel Effect (SCE), low intrinsic gate capacitance, higher speed of operation, steep subthreshold slope [1,2,6], and improvement of consistency against random dopant fluctuation [5]. For example, a

16 nm/14 nm FinFET process could offer a 40–50% performance increase or a 50% power reduction compared with a 28 nm process [7].

FinFET is one of the MuGFETs that can be used as a substitute for the planar MOSFET. Of note is that the word “FinFET” comes from its visual shape, which is similar to a fish’s dorsal fin [6]. FinFETs marked the first significant architectural shift in transistor device history, introducing trigate control to extend gate-length scaling for several more generations [8,9]. That said, recently, in 2005, Ravariu introduced nothing on insulator (NOI) transistors that showed better performance in terms of subthreshold gate swing (SS) in comparison to FinFETs [10,11].

A more advanced version of MuGFETs, the gate-all-around FET (GAA-FET), surpasses FinFET and other sub-22 nm device architectures due to its superior gate coupling, which allows for more precise and accurate channel tuning. In GAA device architecture, Short Channel Effects are reduced compared with FinFETs at the same technology node [12]. Among the gate-all-around architectures investigated by the semiconductor industry, nanowires offer the best electrostatic control, while wider nanosheets provide higher “on” current and enhanced electrostatic control compared with FinFETs [13,14]. Gate-all-around (GAA) nanosheet field-effect transistors (FETs) have been widely adopted by the industry to continue logic scaling beyond the 5 nm technology node, surpassing FinFETs [15]. This represents only the second instance (following FinFET) in transistor device history where the industry has embraced a completely different architecture [16].


Furthermore, the aforementioned varieties of FinFETs, Double Gate FinFETs (DG FinFET) and Tri-Gate FinFETs are the most popular kinds of FinFETs that are used due to their excellent SC characteristics and smaller parasitic capacitance [1,3]. Also, their simple structure and simplicity in the fabrication process make them a perfect candidate for this purpose [5]. In comparison, Tri-Gate FinFETs have less fringing capacitance but are more complicated in the fabrication process [3]. However, it should be noted that there are still some challenges in fabricating FinFETs [2].

Currently, FinFETs are a focal point of research for numerous research groups, with ongoing exploration of their capabilities in a variety of applications. While substantial progress has been made, there is still a vast landscape of unexplored circuit implementations for FinFET technology [3]. Resolute scientists and engineers have harnessed the potential of various FinFET variants to create innovative FinFET-based sensors for diverse applications. This ongoing research and development holds the promise of unlocking even more potential applications and performance enhancements in the future.

## 2. History

### 2.1. Genesis of FinFETs

Based on the prior records and documented history, the start of multi-gate transistors can be attributed to Hieda and colleagues in 1987 [1]. Their pioneering work revealed that these transistors, characterized by reduced body bias effects, exhibited superior switching performance when compared to conventional MOSFETs. Subsequently, in 1989, Hisamoto and his team introduced the first double-gate transistor, named DELTA [1,3–5]. This development garnered significant attention due to its marked reduction in the Short Channel Effect (SCE) phenomenon, setting it apart from traditional planar MOSFETs [1,5]. In Figure 1, we present a schematic illustrating the structural differences between planar MOSFETs and FinFETs for a clearer visual comparison.



**Figure 1.** Structure Schematic of (a) planar MOSFET and (b) FinFET. (c) Demonstrating  $H_{\text{Fin}}$  as fin height and  $W_{\text{Fin}}$  as fin width [5,17].

## 2.2. What Is Fin?


The distinction between FinFETs and planar MOSFETs lies in their channel orientation, with FinFETs featuring vertical “fin” channels while planar MOSFETs employ horizontal channels. Figure 1c illustrates the fin height ( $H_{\text{Fin}}$ ) and width ( $W_{\text{Fin}}$ ). It is noteworthy that the fin height in FinFETs serves as the counterpart to the channel length in MOSFETs, a critical parameter that significantly impacts device performance and characteristics [1,3]. Increasing the number of fins in FinFETs results in higher charge density within the channels, translating to more precise gate control, thereby enhancing overall device performance [1,3]. However, it's imperative to acknowledge that practical constraints in manufacturing and device performance necessitate the use of FinFETs with relatively smaller fin heights. This is because overly tall fins can push the device into an unstable operational regime, a phenomenon well-documented in the literature [1,3–5]. In engineering designs, standard practice is to maintain the fin height at a value lower than four times the fin thickness to ensure stable and reliable operation [5]. To determine the channel length of FinFETs, one can simply calculate it by multiplying the number of fins by the length of each individual fin, a straightforward relationship that plays a pivotal role in the fine-tuning of device parameters [4,5].

## 3. FinFET Structure Classification

FinFETs can be categorized into different aspects, which are as follows.

### 3.1. Based on Physical Structures


FinFET technology is categorized into two main types: Bulk FinFETs and SOI (silicon on insulator) FinFETs, each characterized by distinct structural and operational features. In Bulk FinFETs, the individual fins share a common substrate, leading to their physical connection. On the other hand, SOI FinFETs are designed with physically isolated fins that do not come into direct contact [3,5]. For a visual reference, please consult Figure 2, which illustrates the structural disparity between these two FinFET types. Bulk FinFETs closely resemble the traditional planar MOSFET structure, making the transition from planar MOSFETs to Bulk FinFETs a relatively straightforward process. This structural similarity has led many companies to prefer Bulk FinFETs due to the ease of integration [5]. Nevertheless, the choice between Bulk FinFETs and SOI FinFETs remains a topic of debate among engineers, hinging on factors such as cost and performance considerations. The decision regarding which type to adopt depends on a complex interplay of these variables and specific design requirements [5].



**Figure 2.** Structure schematic of (a) Bulk FinFET and (b) SOI FinFET [5].

### 3.2. Based on the Number of Terminals

FinFETs can be categorized into two primary types based on their number of terminals: Short Gate (SG) FinFETs, with three terminals, and Independent Gate (IG) FinFETs, featuring four terminals. The key distinction between these two categories lies in their structural design. In SG FinFETs, two gates are shorted and physically connected to each other, while in IG FETs, the gates are physically isolated by a dielectric material [1,3–5]. Figure 3 provides a visual representation of the structural differences between these two types of FinFETs.




**Figure 3.** Structure schematic of (a) SG FinFET and (b) IG FinFET [5].

When we compare SG and IG FETs, a clear distinction emerges: SG FETs exhibit higher  $I_{on}$  and  $I_{off}$  values. Conversely, IG FETs provide greater versatility in transistor control by allowing the application of varying voltages and signals to the gate terminal. However, this increased flexibility in IG FETs necessitates a more comprehensive approach to fabrication [1,3,5]. Furthermore, IG FETs yield a superior  $I_{on}/I_{off}$  ratio due to their unique ability to adjust one gate's voltage, either up or down, through the other gate. Consequently, IG FETs are better suited for applications in power management [1].

### 3.3. Based on Dielectric Thickness

Furthermore, FinFETs can also be classified based on their dielectric thickness into two main categories, as seen in Figure 4: double-gate (DG) FinFETs and tri-gate FinFETs. In DG FinFETs, a hard mask is employed atop the transistor structure, ensuring that the effective channel width is equal to two times the fin height ( $2n \times \text{Fin height}$ ). This type of FinFET is known as a split transistor [18]. In contrast, tri-gate FinFETs exhibit a unique feature. When the dielectric thickness is reduced, the effective channel width in tri-gate FinFETs becomes equivalent to the DG FinFET's channel width plus the width of the fin ( $W_{fin}$ ). Consequently, the total channel width in tri-gate FinFETs is calculated

as  $2n \times \text{Finheight} + W_{\text{Fin}}$ . This design variation results in tri-gate FinFETs having a lower gate-to-source capacitance, offering distinct advantages in certain applications and better performance, while the electrostatic integrity remains strong as it has tri-gate in the device [1,19,20].



**Figure 4.** Schematic of (a) DG FinFET and (b) tri-gate FinFET [5].

#### 4. Various Materials Used in FinFETs

##### 4.1. Materials Used in FinFET Fabrication

In a study, various types of materials were used and studied, including FinFET-based Dual KK-structure, InGaAs-on-Insulator FinFET, double-gate based n-FinFET using Hafnium oxide, SOI-FinFETs, MosFET (multi-gate), Deeply Scaled CMOS, FinFET, Selective Epitaxial Si Growth in FinFET, and Atomic Layer Deposition (ALD) in FinFET. A n-FinFET utilizing various gate materials, such as aluminum, molybdenum, and gold, was simulated [18].

A crucial role is played by the asymmetric drain extension dual-KK structure in the FinFET structure, optimizing parameters such as cutoff frequency ( $f_T$ ) and maximum oscillation frequency ( $f_{\max}$ ) [18]. Dual-kk is a type of spacer dielectric material used in the manufacturing of nanoscale devices such as FinFETs. It is a combination of two different high-k dielectric materials, one on the source side and the other on the drain side of the device. Efficiency improvement is observed in the asymmetric drain extension dual-KK structure compared with the dual-K structure. Another noteworthy material for FinFET is In-GaAs-on-Insulator, which is optimized based on the on/off trade-off, demonstrating record performance with an expanded gate length of up to 20 nm and a width of up to 10 nm [18,21,22]. This achievement is facilitated by a meticulous design of source/drain spaces and doped extensions to manage off-current migration [23]. The design and simulation of the double gate-based n-FinFET at 22 nm and 20 nm technology shows reduced leakage current through the use of Hafnium oxide. Hafnium oxide, known for its high-k dielectric constant as a gate dielectric, in combination with gold gate metal, exhibits a larger  $I_{ON}/I_{OFF}$  ratio compared with aluminum [24]. Within the silicon-on-insulator (SOI) FinFET structure, fully depleted nMOS and pMOS FinFETs have been successfully demonstrated, featuring fin widths down to 5 nm and 65 nm tall fins [18]. The comparison between the mentioned materials is demonstrated in Table 1.

**Table 1.** Improvements made by using each material in FinFET fabrication [18].

Material Used in FinFET	Improvement
FinFET based dual KK-structure	(1) $g_m \sim 9.09\%$ (2) $g_{ds} \sim 13.04\%$ (3) $F_t \sim 12.91\%$ (4) Maximum oscillating frequency
InGaAs-on-Insulator FinFET	Improvement in the gate and source of drain length
Double Gate based n-FinFET using $HfO_2$ SOI-FinFETs	Leakage current reduces Fin width improvement
MosFET (Multi gate), Deeply Scaled CMOS, FinFET	Short channel effects and Leakage Issues are obtained. Improvement in chip area and high performance
Selective Epitaxial Si Growth in FinFET Atomic Layer Deposition (ALD) in FinFET	Repairs the fin outer surface Improvement in threshold voltage ( $V_t$ )

#### 4.2. Gate Dielectric Material

The semiconductor industry aims to incorporate high-k gate dielectrics in double-gate transistors to reduce leakage current while balancing energy consumption. The multi-gate device exhibits the potential for expansion beyond bulk planar CMOS with high-k dielectric materials, leveraging strong electrostatic control over the channel. By varying the gate-lap length and incorporating high-k gate insulating material into the FinFET device structure at the 10 nm technology node, improvements are observed in the electrical performance current ratio ( $I_{on}/I_{off}$ ) and DIBL. Notably,  $HfO_2$  gate oxide material demonstrates a high drain current, and a decrease in the k value of the gate-oxide material directly impacts the current performance [25]. Deploying high-k dielectric materials in the narrow channel length of FinFET devices is essential for enhancing efficiency and minimizing SCEs. The industry's primary focus is on designing FinFETs using innovative dielectric materials, including  $Al_2O_3$ ,  $SiO_2$ ,  $HfO_2$ ,  $Si_3N_4$ ,  $ZrO_2$ ,  $TiO_2$ ,  $Y_2O_3$ ,  $Ta_2O_5$ , and  $LaZrO_2$ , which reduce gate leakage current. Despite direct tunneling occurring due to a reduction in the gate oxide layer thickness, the utilization of high-k dielectric materials addresses challenges and reduces power consumption [26]. DG FinFETs benefit from gate dielectrics, which restrict current passage across the gate, providing advantages such as low leakage current, larger drain current, and improved electrical properties with higher gate dielectric materials [19].

The impact of using different gate dielectrics is explored on three specific electrical characteristics of FinFETs. Looking at  $V_{th}$  fluctuations,  $TiO_2$  exhibits a greater  $V_{th}$  value, leading to improved performance [26]. Moreover, sub-threshold swing values reveal that  $TiO_2$  has a lower SS due to its high dielectric and lower leakage current [26]. In addition, DIBL values also show  $TiO_2$ 's superiority in current flow control over the gate channel compared to different dielectric gate materials by a 96% drop [26]. The multi-gate design, coupled with high-k dielectric materials, enhances speed performance in electric circuits while mitigating device difficulties. To reduce leakage current in short-channel devices, high-k-value dielectric materials like  $TiO_2$  are necessary. Generally, a high dielectric constant results in a maximum  $I_{on}/I_{off}$  ratio, which is crucial for applications such as loudspeakers and electronic signals [19,27,28].

$LaZrO_2$ , as a cutting-edge material with a high dielectric constant and broad energy band-gap, has been employed in 14 nm FinFETs, per the International Technology Roadmap for Semiconductors (ITRS), showing improved  $I_{on}/I_{off}$  ratio and decreased  $I_{off}$  compared with  $SiO_2$  [29,30]. The electrostatic potential of the device rises toward the drain terminal with high-k dielectric gate material, improving gate capacitance and minimizing DIBL [31]. In high-k gate dielectrics like  $LaZrO_2$ , the on-current increases (by 2.7), off-current decreases (by 101), and SS (by 10%) and DIBL (by 76%) are lowered compared to  $SiO_2$  [19].  $TiO_2$ , on the other hand, as a gate dielectric material, improves threshold voltage and reduces short-channel effects, while  $HfO_2$  acts as a durable high-k dielectric oxide material with significantly lower leakage current than  $SiO_2$ . These high-k dielectric materials offer a

higher dielectric constant than traditional  $\text{SiO}_2$ , resulting in lower current leakage and improved thermal stability [19]. Table 2 compares the impact of  $\text{SiO}_2$  and  $\text{LaZrO}_2$  on an n-FinFET device efficiency.

**Table 2.** The impact of  $\text{SiO}_2$  and  $\text{LaZrO}_2$  gate dielectric material usage in n-FinFET device efficiency [31].

Parameters ( $V_d = 0.75 \text{ V}$ , $V_g = 0.75 \text{ V}$ )	( $\text{LaZrO}_2$ ) Gate dielectric material $k = 40$	( $\text{SiO}_2$ ) Gate dielectric material $k = 3.9$
$I_{ON} (\text{A})$	$4.95 \times 10^{-5}$	$1.78 \times 10^{-5}$
$I_{OFF} (\text{A})$	$3.61 \times 10^{-14}$	$5.02 \times 10^{-13}$
$I_{ON}/I_{OFF}$	$1.37 \times 10^9$	$3.50 \times 10^7$
$V_t (\text{V})$	0.253	0.207
SS (mV/dec)	60.3	67.02
DIBL (mV/V)	10.1	43

#### 4.3. Channel Material

Some studies have been conducted regarding different channel materials of FinFETs and their performances. In a study, scientists designed and simulated an SOI FinFET device with different channel materials, including Si, GaAs, SiGe, and SiC3C. The FinFET device with the material silicon in its channel showed the highest  $I_{ON}$  ( $5.03 \times 10^{-6} \text{ A}$ ), while the device designed with GaAs had a minimum subthreshold swing (SS) of  $58 \frac{\text{mV}}{\text{dec}}$ . Moreover, devices with SiC3C showed the maximum ratio of  $I_{ON}/I_{OFF}$  ( $1.90 \times 10^{11}$ ) and minimum  $I_{OFF}$  ( $7.00 \times 10^{-19} \text{ A}$ ) [32].

Also, it has been investigated that in order to have better DIBL qualities, we need to use GaN and GaAs for channel material. Regarding threshold voltage roll-off characteristics, GaN showed the best performance among the other materials. The poorest material for the channel would be GaSb, which performed very bad short channel effect characteristics [33,34]. Moreover, using CNT and Graphene can improve the ratio of  $I_{ON}/I_{OFF}$ , improve the speed, and reduce energy consumption [4,35].


### 5. FinFET Challenges

The impact of transitioning from planar to FinFET technology is explored in different areas, including general difficulties, like corner effects, parasitic capacitance, etc. and fabrication intricacies, like channel doping concentration, silicon surface variations, and fin oxidation, emphasizing the need for careful consideration and solutions in these areas. Solution to each of them is also provided [7].

#### 5.1. Phenomena in FinFET

##### 5.1.1. Parasitic Capacitance

FinFET devices exhibit a higher incidence of parasitic capacitances compared with their planar MOSFET counterparts, primarily due to the increased overlap region between the front and back gates. To mitigate these parasitic capacitances, an effective approach involves elevating the fin height while simultaneously reducing the fin pitch [1,3,7,36,37]. Figure 5 shows these capacitances.




C1: S contact to D contact    C3: Gate to S/D diffusion  
 C2: Gate to S/D contact    C4: S contact to D diffusion

**Figure 5.** Parasitic capacitances of a FinFET [7].

### 5.1.2. Corner Effects

Decreasing the fin-width is effective in reducing short-channel effects; however, it comes with the trade-off of potential performance degradation in FinFET. This degradation is attributed to the increase in parasitic drain/source resistance, resulting in a reduction of drive current and trans-conductance of the device. The higher concentration of sub-threshold leakage current at the corners of the fin due to the aforementioned events is called the “corner effect” [38]. Furthermore, the smaller fin width impedes the easy flow of heat, leading to an increase in device temperature. The solution to this problem is that the FinFET production features a more curved and rounded profile, as seen in Figure 6 [7].



**Figure 6.** Cross-sectional view of a Tri-FinFET with curved fin corners [7].

### 5.1.3. Quantum Effects

If the FinFET is excessively thick, the electrostatic influence of the gate on the fin’s sides and top weakens, causing the fin body to mimic a bulk substrate and forfeit the advantages of the FinFET topology. Conversely, in the case of an extremely thin FinFET, the density of available electron (or hole) states diminishes. While there is typically an abundance of “free states” for energetic electrons/holes at the band edges, the quantum effect in very thin fins reduces the density of available states at the band edge. Consequently, electrons/holes necessitate more energy to occupy states higher than the band edge and be liberated to conduct device current [7].

### 5.1.4. Crystal Orientation for Fin Surface

Surface orientation and current flow direction play crucial roles in determining the mobility of electrons and holes. The (100) orientation stands out with the highest surface mobility for electrons, contrasting with the lowest observed in the (110) orientation. On the other hand, holes showcase their peak mobility in the (110) orientation and the least in the (100) orientation. The (111) surface orientation introduces a middle ground, with

the mobility of electrons and holes lying between the (100) and (110) surface orientations. These fluctuations in mobility are a result of surface scattering phenomena [1,3,39,40].

### 5.1.5. Threshold Voltage Adjustment

As the FinFET channel achieves full depletion, the adjustment of the threshold voltage is confined to the gate work function (WF) dictated by the metal electrode. A moderate threshold voltage ( $V_T$ ) can be achieved by employing a mid-gap metal like TiN. However, to attain a low  $V_T$ , the work function requires the implementation of additional cap layers (such as  $\text{La}_2\text{O}_3$  or  $\text{Dy}_2\text{O}_3$  for NMOS and  $\text{Al}_2\text{O}_3$  for PMOS) positioned between the high-k dielectric and the metal electrode. Given the critical importance of the thickness of these layers, their deposition necessitates Atomic Layer Deposition (ALD) processes to ensure a conformal gate stack around the fin [2,40,41].


## 5.2. Fabrication Drawbacks

### 5.2.1. Doping Concentration

While FinFET channels do not necessitate doping, light doping is often introduced for the purpose of monitoring leakage current and threshold voltage. However, this practice can lead to elevated series resistance in the source and drain regions. Also, the necessity for the implementation of multiple work functions is another consequence of this problem [7]. To address this issue, the incorporation of epitaxial growth within the fabrication process becomes imperative [1,3,42].

### 5.2.2. Integration Challenges

In the fabrication process, creating the patterns for the fins and gates in FinFETs demands a significantly more intricate level of process control compared with planar MOSFETs. For instance, ensuring a stable threshold voltage in gate lengths below 20 nm necessitates achieving a fin width as narrow as 10 nm, with a fin width of only 1 nm, a challenging task. Additionally, due to the elevated topography and the presence of a high-k dielectric in the gate stack, the introduction of a cap layer becomes essential for fine-tuning the threshold voltage, as seen in Figure 7. Consequently, gate patterning emerges as a formidable challenge in this context [2,3,43].



**Figure 7.** (a) 3D view; (b) top view optical image of a transistor with a metal capping layer [44].

Double patterning, involving the utilization of two masks to print alternating features, becomes essential at 20 nm and below to ensure accurate printing of features using existing lithography equipment. Moreover, layout-dependent effects (LDE) arise when features in the layout positioned close to a cell or device influence its timing and power [7].

### 5.2.3. Junction of Multiple FinFETs

The significant series resistance in FinFET devices profoundly undermines their operational speed, a predicament attributed to the thin body and the intricate nature of forming a

3D structure. Although conventional doping techniques can be employed on the sidewalls of the fins with minor implantation angles, this approach often leads to undesirable back-side scattering. Conversely, the use of heavy ion implantation can result in the complete amorphization of the fins, impairing device integrity [2,45,46].

To tackle this issue, several alternative doping methods have been introduced, including Plasma Doping and Vapor Phase Deposition, offering more precise and controlled approaches to address the series resistance challenge [2,47].

#### 5.2.4. Fin Surface Considerations

The surface of fins (which is typically made of silicon) exhibits variations from the bulk, leading to noticeable Si loss during the standard pre-gate-oxide cleaning process. Consequently, wet cleans are fine-tuned with lower concentrations and temperatures. Additionally, the oxidation rate of fins is accelerated at the corners and tips [7].

### 6. Recent Breakthroughs in FinFET Technology

#### 6.1. Manufacturing a 10 nm Gate Length FinFET


Here, the comprehensive exploration of the design, fabrication, performance, and integration aspects of a double-gate FinFET is discussed. The authors report the fabrication of the “first ever” double-gate FinFETs with a 10 nm physical gate length and a 12 nm fin width, claiming them to be the smallest double-gate transistors ever fabricated (at the time of the publication, in 2002). Fabricated on bonded SOI wafers through a modified planar CMOS process, the FinFETs employ dual-doped (n+/p+) poly-Si gates, utilizing ion implantations and subsequent RTA activation. A pattern reduction technique achieves sub-10 nm dimensions for both fin width and gate length. The gate insulator is a nitride oxide with a 17 Å physical thickness. The conducting channels form on the (110) crystal-oriented vertical sidewalls of the silicon fin, differing from the conventional (100) orientation in planar CMOS devices. It was seen that for a constant fin width when increasing the channel length from 10 nm to 100 nm, both n-FinFET and p-FinFET demonstrate a decrease in both DIBL and subthreshold swing. However, almost always, p-FinFET has a higher DIBL and SS than n-FinFET with the same channel length. So, n-FinFET usually operates better with lower short-channel effects than p-FinFET. For example, at 20 nm channel length, p-FinFET has a DIBL of 105  $\frac{mV}{V}$  and SS of 90  $\frac{mV}{dec}$ . On the other hand, the n-FinFET has a DIBL of 51  $\frac{mV}{V}$  and SS of 72  $\frac{mV}{dec}$  [48].

#### 6.2. Ground Plane FinFET

In another study, a FinFET structure that utilizes the ground plane concept was proposed and theoretically investigated. The ground plane aims to reduce the coupling of the electric field between the source and drain, thereby minimizing drain-induced barrier lowering (DIBL). The proposed structure, known as ground plane FinFET (GP-FinFET), introduces two ground planes under the source and drain regions [49–52]. To evaluate its performance, certain device characteristics were compared to silicon on insulator-FinFET (SOI-FinFET) and Bulk-FinFET structures. Unlike the conventional Bulk-FinFET, the GP-FinFET incorporates a buried ground plane and a BOX layer. The structure employs a tri-gate design and short-fin length, where corner effects may influence the electrostatic potential profile [49]. To mitigate this, tall spacers were employed [53]. Figure 8 demonstrates the schematic of the proposed structure.

Under constant gate overdrive voltage, GP-FinFET exhibits a larger drain current at high drain voltages compared with the other two structures. The results show a reduced subthreshold slope, leading to a significant reduction in leakage current and a higher ON/OFF current ratio for the proposed structure. As anticipated, the ground planes effectively reduce the DIBL effect and increase the threshold voltage. The read static noise margins (SNMs) are comparable among SOI-FinFET, Bulk-FinFET, and GP-FinFET structures, but GP-FinFET demonstrates the minimum standby power due to a higher threshold voltage and lower DIBL effect. Additionally, when employing the same gate


work function, the read current of GP-FinFET is smaller than that of the other two structures incorporated in SRAM cells. The improvements become more pronounced as the channel length decreases [53].



**Figure 8.** Three-dimensional view of the GP-FinFET structure schematic [53].

### 6.3. Bottom Spacer FinFET


The concept of reducing the active fin height to reduce power consumption and improve the short channel effect and self-heating performance was first used in 2010. A novel bottom spacer (BS) FinFET structure, which solves the problems caused by the width quantization effect and does not require any additional fabrication process except the standard FinFET process, has been proposed. The BS FinFET incorporates an added region between the fins, referred to as the BS, which ensures the insulation of the inactive fin area from gate contact. Consequently, this modification has led to notable improvements in various electrical parameters, including off-state current ( $I_{off}$ ), on-state current ( $I_{on}$ ),  $I_{on}/I_{off}$  ratio, subthreshold slope, drain-induced barrier lowering (DIBL), and threshold voltage roll-off [54]. Figure 9 shows the structure of the BS FinFET with 22 nm channel length, 60 nm fin height, and 10 nm fin width.



**Figure 9.** (a) 3D view and (b) side view of the structure of bottom spacer FinFET [55]. As can be seen, the active region is reduced after adding the bottom spacer.

#### 6.4. Negative Capacitance FinFET with Ferroelectric Spacer


Furthermore, in 2021, a novel concept was introduced in the form of the Negative Capacitance FinFET with Ferroelectric Spacer (NCFS). This concept emerged from the intent to amplify the electric field and charge in the extension region. Unlike traditional designs that utilize dielectric materials in the gate oxide stack, the NCFS employs ferroelectric materials. The utilization of ferroelectric materials facilitates polarization, leading to enhancements in both the on-state current ( $I_{on}$ ) and the subthreshold slope. Four possible configurations have been explored, and among them, the structure in Figure 10 was the most efficient one (ferroelectric material between gate and source and dielectric material between gate and drain) [56].



**Figure 10.** Three-dimensional view of the most effective structure of Negative Capacitance FinFET with Ferroelectric Spacer (Adapted from [56]).

#### 6.5. Top-Bottom Gated FinFET

In another study, a significant modification was implemented in the FinFET structure, which involved the incorporation of gates on both sides of the substrate. In this design, known as the Top-Bottom Gated (TBG) FinFET, which is demonstrated in Figure 11, the gate is strategically wrapped around the channel, with fins extending on both sides of the substrate. This distinctive configuration enhances the switching ratio and augments the control exerted by the gate over the channel. The TBG FinFET also exhibits superior performance in terms of higher drain current and transconductance parameters. Moreover, there is a noticeable improvement in the subthreshold swing in this modified structure [57].



**Figure 11.** Three-dimensional schematic of Top-Bottom Gated FinFET [58].

## 7. Sensing Applications of FinFET

As mentioned in the previous sections, FinFETs have emerged as a critical component in modern nanoelectronics, offering superior performance in terms of speed, power efficiency, and scalability compared with traditional planar FETs. Their unique 3D structure and enhanced electrostatic control over the channel make them highly sensitive to changes in the environment, enabling their use in a wide range of sensing applications. FinFET-based sensors have shown remarkable potential in detecting various biological, chemical, and physical parameters with high accuracy and sensitivity. This section explores the diverse sensing applications of FinFET devices, highlighting their capabilities, advantages, and the emerging trends in their development.


### 7.1. Biosensors

FinFET devices, featuring a unique three-dimensional transistor structure, are promising for biosensing applications, transforming medical diagnostics. Their exceptional electrostatic control and reduced leakage current make FinFETs highly sensitive to small changes in electrical signals, which is crucial for biosensors and enables accurate detection of biomolecules like DNA and proteins. The low power consumption of FinFETs enhances their suitability for portable biosensing devices, while their miniaturized size allows the integration of multiple sensors on a single chip for the simultaneous detection of various analytes. These FinFET-based biosensing technologies show great promise for rapid, sensitive, and cost-effective point-of-care diagnostics, advancing personalized medicine and healthcare outcomes [59]. Another advantage of using FET-based biosensors is that they can be used in wet and dry environments [60]. In comparison to other semiconductor devices, FinFETs offer a larger surface-to-volume ratio that makes it a good choice in biosensors [61]. While FinFET devices have shown considerable promise in biosensing applications, there is still much work to be done to fully realize their potential and address existing challenges. In this section, we will briefly review some developments of FinFETs in biosensing applications.

#### 7.1.1. Label-Free Biosensing Using a Negative Capacitance FinFET

This study introduces a dielectric modulated (DM) negative capacitance (NC) FinFET biosensor for efficient label-free biomolecular detection. The NC effect enhances sensitivity and rapid response, and a raised source-drain (RSD) architecture increases sensitivity and selectivity due to more cavity space for biomolecules [62]. The schematic of this biosensor is included in Figure 12.


Operating on varying oxide capacitance, the biosensor utilizes a ferroelectric material for voltage amplification, resulting in increased current driving capacity, higher current ratio (CR), and lower subthreshold slope (SS) compared with conventional FET-based biosensors [63]. The proposed DM biosensor features a nanogap between passivated  $\text{SiO}_2$  and  $\text{HfO}_2$  layers, modulating the dielectric constant in the cavity [64]. Biomolecules influence electrical behavior, affecting effective oxide thickness, surface potential, and key electrical parameters. Among them, biomolecules with higher K-values increase threshold voltage and reduce OFF-state current. The presence of biomolecules in the cavity also reduces maximum drain current and output conductance and increases output resistance and intrinsic gain [63].



**Figure 12.** Depicting the proposed RSD NCFinFET schematic in (a) 2D cross-sectional view and (b) 3D view, showcasing diverse materials, layers, and the sensor electrode. The accessible cavity region for biomolecules, considering the channel orientation, is visible in the cross-sectional view (Adapted from [62]).

#### 7.1.2. Sub-20 nm GaAs Junctionless FinFET Biosensor

In another work, a dielectric-modulated GaAs junctionless FinFET as a sub-20 regime biological sensor, utilizing  $\text{HfO}_2$  ( $\kappa = 25$ ) to enhance the switching ratio threefold, was introduced. As seen in Figure 13, the biosensor features a nano-cavity (18 nm) for biomolecule immobilization, resulting in an 80% sensitivity improvement for biomolecule detection [58].



**Figure 13.** (a) 3D schematic and (b) side view of the sub-20 nm GaAs junctionless FinFET biosensor [58].

The study explored electrical characteristics and revealed distinct current changes for different biomolecules. Junctionless devices operate with the gate as a gated resistor, making them promising for biomolecule detection [61]. The proposed GaAs junctionless FinFET biosensor, with specific parameters, exhibits increased on-current, switching ratio, and sensitivity in the presence of protein biomolecules. The gap between the conduction band and the Fermi level widens as the dielectric in the cavity region increases when a biomolecule is present. Moreover, in the presence of protein within the cavity, a slight elevation in potential occurs along the channel region, resulting in an upsurge in the drain current. A decrease in the nano-cavity gap diminishes the switching ratio, indicating reduced biomolecule impact on device performance [58].

#### 7.1.3. Sub-40 nm Dielectric Based FinFET Biosensors

Here, we discuss some other works that addressed the use of change in dielectric constant in response to biomolecules' presence. A label-free FinFET-based device has been developed and simulated and is used to detect neutral biomolecules such as keratin, bacteriophage, biotin, etc. The parameter that was used to sense these biomolecules is their dielectric constant. To see the sensor's efficiency, a parameter called "sensitivity" was

defined [65]. The proposed device's distinct electrical features, including potential, switching ratio, on-current, and subthreshold slope, were examined for biomolecule detection. A comparative analysis of these characteristics was conducted, specifically with the presence of air within the cavity, to discern variations associated with different biomolecules. With the escalation of the dielectric constant within the cavity due to biomolecules, there is a corresponding rise in the parasitic capacitances of FinFET. Consequently, the drain current, switching ratio, and finally sensitivity increase with the increase of the dielectric constant [66]. In another similar study, a raised source-drain (RSD) FinFET was developed and employed to sense biomolecules. The concept of sensing biomolecules also differs in their dielectric constant [61].

## 7.2. Chemical Sensors

### 7.2.1. Gas Sensing

In a study, Gandhi et al. evaluated a Junctionless (JL) FinFET-based hydrogen gas sensor and investigated the key challenges, such as self-heating effects (SHEs) and process variations like metal grain size and random dopant fluctuations. They presented a novel analysis of how these factors impact the sensor's reliability, performance, and aging. The study shows that SHE can modulate sensor characteristics, reducing the impact on the ON current and lattice temperature during H<sub>2</sub> detection [67]. In another H<sub>2</sub> sensing-based FinFET, the same scholars present a study on the junctionless negative capacitance FinFET (JLNC FinFET) for hydrogen (H<sub>2</sub>) gas sensing. This work introduces a novel approach by integrating a ferroelectric (FE) layer into the FinFET structure, enhancing sensitivity through internal voltage amplification due to negative capacitance (NC). The analysis highlights that the JLNC FinFET shows improved sensitivity over traditional junctionless FinFETs, particularly under varying hydrogen gas pressures and temperatures [68].

Another research by Seghal et al. introduced a junctionless FinFET and Inverted Mode FinFET as phosphine gas (PH<sub>3</sub>) sensors. The analysis focused on various sensing parameters, like threshold voltage, drain current, and transconductance. The study found that junctionless FinFETs offer better sensitivity for parameters like threshold voltage and transconductance, whereas Inverted Mode FinFETs show superior performance in terms of ON/OFF current ratios, making each device more suitable depending on the specific sensing parameter being prioritized [69].


### 7.2.2. pH Sensing

Rani et al. discussed the application of high aspect-ratio FinFETs as pH sensors, focusing on the novel integration of chemical functionalization with Aminopropyltriethoxysilane (APTES). The key innovation of this research lies in the use of FinFETs with a high height-to-width aspect ratio, which significantly enhances the signal-to-noise ratio and linearity of the pH sensing compared with traditional nanowire sensors. By functionalizing the SiO<sub>2</sub> dielectric layer with APTES, the researchers were able to improve the sensitivity and linearity of the FinFETs' pH response. The work also presented a novel method for vapor-phase APTES salinization using a home-built setup, offering a reliable and accessible approach for developing bio-FETs with potential applications in biosensing [70].

In another study, Alharbi et al. focused on the pH sensing performance of FinFETs by analyzing the effects of liquid gate and back gate capacitive coupling through 3D TCAD simulations. The novel contribution of this paper lies in demonstrating how the capacitive coupling ratio between the liquid gate and back gate can be tuned to amplify pH sensitivity beyond the Nernst limit, achieving a high sensitivity of 1.3  $\frac{V}{pH}$ . The study highlights that by adjusting the thickness of the buried oxide layer, the pH sensitivity can be fine-tuned, with the coupling ratio playing a critical role. Additionally, the work emphasizes that dual-gate operation enhances the signal-to-noise ratio (SNR), making the FinFETs highly suitable for pH sensing applications. The simulations show that the optimized FinFET structure provides superior sensitivity, linearity, and SNR compared with traditional planar structures, making it a promising candidate for advanced biosensing technologies [71].

### 7.2.3. Ion Sensing

Shen et al. unveiled a multifunctional ion-sensitive floating gate FinFET (ISFGFinFET) designed to detect hydrogen and sodium ions. The key innovation is the incorporation of a three-dimensional nanoseaweed structure fabricated via glancing angle deposition (GLAD), which significantly enhances the sensor's surface area and, consequently, its sensitivity. The device demonstrates a high sensitivity of  $266 \frac{mV}{pH}$  for hydrogen ion detection and  $432.7 \text{ mV per pNa}$  for sodium ions. Additionally, the ISFGFinFET can detect multiple ions simultaneously, making it highly versatile for biomedical applications. The study also integrated a sensor array with  $3 \times 3$  pixels and simulated a  $16 \times 16$  array, paving the way for advanced ion sensing and spatio-temporal ion distribution analysis. This work offers a significant advancement in the design and functionality of ion sensors, particularly through the use of GLAD technology and the combination of different sensing materials like  $\text{Al}_2\text{O}_3$  for enhanced performance [72]. Figure 14 demonstrates the schematic of the ISFGFinFET.



**Figure 14.** (a) 2D cross-section and (b) 3D structure of the ion-sensitive floating gate field effect transistor (ISFGFinFET). The FGFET is connected to the sensing pad (SP) by metal layers, and the sensing film is deposited on the SP [72].

### 7.3. Physical Sensors Temperature Sensing

Singh et al. reveal the innovative use of bulk FinFETs, fabricated using a 12 nm CMOS technology node, for Quantum Dot (QD)-based thermometry in cryogenic applications. This approach leverages the Coulomb blockade regime of FinFETs to develop high-speed, reliable temperature sensors that are operational within the 10.7 K to 40 K range, addressing the challenges of on-chip heating in Quantum Processing Units (QPUs). A novel aspect of this work is the integration of machine learning (ML) models to simplify temperature estimation, which traditionally relies on complex Fermi-function-based equations. By replacing these with linear models, the paper demonstrates significant reductions in training time and computational complexity, enabling real-time thermal monitoring [73].

## 8. Conclusions

In this paper, we reviewed the history, classifications, challenges, materials, and novel ideas of FinFET devices, which are promising candidates for the future of nanoscale CMOS technology. We discussed the advantages of FinFETs over planar MOSFETs in terms of electrostatic control, power consumption, scalability, and performance. We also explored the various types of FinFETs based on their physical structures, number of terminals, and dielectric thickness. Moreover, we examined the use of different materials for the fin, the gate, and the channel of FinFETs, as well as their impact on the device characteristics and parameters. Furthermore, we highlighted some of the fabrication challenges and

drawbacks of FinFETs, such as doping concentration, integration issues, corner effects, and parasitic capacitances. Additionally, we presented some of the novel structures and concepts that have been proposed to overcome these challenges, such as ground plane FinFET, bottom spacer FinFET, and negative capacitance FinFET. Furthermore, FinFETs have shown potential for novel applications, such as various sensing applications, by exploiting their unique 3D structure and enhanced electrostatic control over the channel. In conclusion, FinFETs are a versatile and powerful technology that can enable future innovations in nanoscale CMOS and beyond.

**Author Contributions:** Conceptualization, K.K. and A.F.; validation, K.K. and A.F.; investigation, K.K. and A.F.; writing—original draft preparation, K.K. and A.F.; writing—review and editing, K.K. and A.F.; visualization, K.K. and A.F.; supervision, K.K., A.F. and M.J.; project administration, K.K., A.F. and M.J.; funding acquisition, M.J. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was supported by a grant from the National Science Foundation Award no. 1846740 to M.J. and the National Science Foundation Award no. 2002511 to M.J. Also, this study was funded by the Young Faculty Award program of the Defense Advanced Research Projects Agency (DARPA) under the grant W911NF2010295. The views, opinions, and/or findings expressed are those of the authors and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.

**Data Availability Statement:** No new data were created or analyzed in this study. Data sharing is not applicable to this article.

**Conflicts of Interest:** The authors declare no conflicts of interest.

## References

1. Maurya, R.K.; Bhowmick, B. Review of FinFET devices and perspective on circuit design challenges. *Silicon* **2022**, *14*, 5783–5791. [[CrossRef](#)]
2. Jurczak, M.; Collaert, N.; Veloso, A.; Hoffmann, T.; Biesemans, S. Review of FINFET technology. In Proceedings of the 2009 IEEE International SOI Conference, Foster City, CA, USA, 5–8 October 2009.
3. Pal, R.S.; Sharma, S.; Dasgupta, S. Recent trend of FinFET devices and its challenges: A review. In Proceedings of the 2017 Conference on Emerging Devices and Smart Systems (ICEDSS), Mallasamudram, India, 3–4 March 2017.
4. Reddy, M.N.; Panda, D.K. A comprehensive review on FinFET in terms of its device structure and performance matrices. *Silicon* **2022**, *14*, 12015–12030. [[CrossRef](#)]
5. Bhattacharya, D.; Jha, N.K. FinFETs: From devices to architectures. *Adv. Electron.* **2014**, *2014*, 365689. [[CrossRef](#)]
6. Crupi, G.; Schreurs, D.M.-P.; Raskin, J.-P.; Caddemi, A. A comprehensive review on microwave FinFET modeling for progressing beyond the state of art. *Solid-State Electron.* **2013**, *80*, 81–95. [[CrossRef](#)]
7. Bhole, M.; Kurude, A.; Pawar, S. Finfet-benefits, drawbacks and challenges. *Int. J. Eng. Sci. Res. Technol.* **2013**, *2*, 3219–3222.
8. Auth, C.; Allen, C.; Blattner, A.; Bergstrom, D.; Brazier, M.; Bost, M.; Buehler, M.; Chikarmane, V.; Ghani, T.; Glassman, T.; et al. A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. In Proceedings of the 2012 Symposium on VLSI Technology (VLSIT), Honolulu, HI, USA, 12–14 June 2012; pp. 131–132.
9. Xie, R.; Montanini, P.; Akarvardar, K.; Tripathi, M.; Haran, B.; Johnson, S.; Hook, T.; Hamieh, B.; Corliss, D.; Wang, J.; et al. A 7nm FinFET technology featuring EUV patterning and dual strained high mobility channels. In Proceedings of the 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 3–7 December 2016; pp. 2.7.1–2.7.4.
10. Ravariu, C. A NOI—Nanotransistor. In Proceedings of the International Semiconductor Conference, Sinaia, Romania, 3–5 October 2005; pp. 65–68.
11. Ravariu, C. Gate swing improving for the nothing on insulator transistor in weak tunneling. *IEEE Trans. Nanotechnol.* **2017**, *16*, 1115–1121. [[CrossRef](#)]
12. Mohan, C.; Choudhary, S.; Prasad, B. Gate All Around FET: An Alternative of FinFET for Future Technology Nodes. *Int. J. Adv. Res. Sci. Eng.* **2017**, *6*, 561–569.
13. Kim, S.-D.; Guillorn, M.; Lauer, I.; Oldiges, P.; Hook, T.; Na, M.-H. Performance trade-offs in FinFET and gate-all-around device architectures for 7 nm-node and beyond. In Proceedings of the 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Rohnert Park, CA, USA, 5–8 October 2015; pp. 1–3.
14. Bae, G.; Bae, B.I.; Kang, M.; Hwang, S.M.; Kim, S.S.; Seo, B.; Kwon, T.Y.; Lee, T.J.; Moon, C.; Choi, Y.M.; et al. 3 nm GAA Technology featuring Multi-Bridge-Channel FET for Low Power and High Performance Applications. In Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 1–5 December 2018; pp. 28.7.1–28.7.4. [[CrossRef](#)]

15. The International Roadmap for Devices and Systems. 2021. Available online: [https://irds.ieee.org/images/files/pdf/2021/2021IRDS\\_MM.pdf](https://irds.ieee.org/images/files/pdf/2021/2021IRDS_MM.pdf) (accessed on 2 October 2022).
16. Mukesh, S.; Zhang, J. A Review of the Gate-All-Around Nanosheet FET Process Opportunities. *Electronics* **2022**, *11*, 3589. [CrossRef]
17. Cerdeira, A.; Estrada, M.; Alvarado, J.; Garduño, I.; Contreras, E.; Tinoco, J.; Iñiguez, B.; Kilchytska, V.; Flandre, D. Review on double-gate MOSFETs and FinFETs modeling. *Facta Univ.-Ser. Electron. Energetics* **2013**, *26*, 197–213. [CrossRef]
18. Madhavi, K.B.; Tripathi, S.L. Strategic Review on Different Materials for FinFET Structure Performance Optimization. *IOP Conf. Ser. Mater. Sci. Eng.* **2020**, *988*, 012054.
19. Kumar, J.; Birla, S.; Agarwal, G. A review on effect of various high-k dielectric materials on the performance of FinFET device. *Mater. Today Proc.* **2023**, *79*, 297–302. [CrossRef]
20. Zaki, Z.A.; Tanjila, N.; Saha, J.K. Short channel effects characterization of 3-D FinFET for High-k gate dielectrics. In Proceedings of the 2018 International Conference on Innovations in Science, Engineering and Technology (ICISSET), Chittagong, Bangladesh, 27–28 October 2018; pp. 36–40.
21. Bailey, S.; Rigge, P.; Han, J.; Lin, R.; Chang, E.Y.; Mao, H.; Wang, Z.; Markley, C.; Izraelevitz, A.M.; Wang, A.; et al. A Mixed-Signal RISC-V Signal Analysis SoC Generator With a 16-nm FinFET Instance. *IEEE J. Solid-State Circuits* **2019**, *54*, 2786–2801. [CrossRef]
22. Sriram, S.R.; Bindu, B. A physics-based 3-D potential and threshold voltage model for undoped triple-gate FinFET with interface trapped charges. *J. Comput. Electron.* **2019**, *18*, 37–45. [CrossRef]
23. Srinivasan, V.; Le Tuai, S.; Lee, T.-C. F2: FinFETs & FDSOI—A mixed signal circuit designer’s perspective. In Proceedings of the 2018 IEEE International Solid-State Circuits Conference—(ISSCC), San Francisco, CA, USA, 11–15 February 2018; pp. 505–507. [CrossRef]
24. Gong, H.; Ni, K.; Zhang, E.X.; Sternberg, A.L.; Kozub, J.A.; Ryder, K.L.; Keller, R.F.; Ryder, L.D.; Weiss, S.M.; Weller, R.A.; et al. Scaling Effects on Single-Event Transients in InGaAs FinFETs. *IEEE Trans. Nucl. Sci.* **2018**, *65*, 296–303. [CrossRef]
25. Dargar, S.K.; Srivastava, V.M. Effect of gate-lap and oxide material at 10-nm FinFET device performance. In Proceedings of the International Conference on Advanced Computation and Telecommunication (ICACAT), Bhopal, India, 28–29 December 2018; pp. 1–4.
26. Arutchelvan, G.; Smets, Q.; Verreck, D.; Ahmed, Z.; Gaur, A.; Sutar, S.; Jussot, J.; Groven, B.; Heyns, M.; Lin, D.; et al. Impact of device scaling on the electrical properties of MoS<sub>2</sub> field-effect transistors. *Sci. Rep.* **2021**, *11*, 6610. [CrossRef]
27. Chandar, D.B.; Vadhiya, N.; Kumar, A.; Mishra, R.A. Suppression of short channel effects (SCEs) by dual material gate vertical surrounding gate (DMGVSG) MOSFET: 3-D TCAD simulation. *Procedia Eng.* **2013**, *64*, 125–132. [CrossRef]
28. Boukortt, N.E.I.; Lenka, T.R.; Patanè, S.; Crupi, G. Effects of Varying the Fin Width, Fin Height, Gate Dielectric Material, and Gate Length on the DC and RF Performance of a 14-nm SOI FinFET Structure. *Electronics* **2021**, *11*, 91. [CrossRef]
29. Kumar, S.; Paliwal, K.K.; Mahajan, S. Effect of reduction in gate oxide thickness with different materials for 100NM Mosfet. *Int. J. Latest Res. Sci. Technol.* **2018**, *7*, 5–8.
30. Salami, M.; Abadi, M.S. Simulation Analysis of Hafnium-based-Oxide and Effects of Metallization on Electrical Performance of Gate-All-Around Finfet Devices. *Procedia Mater. Sci.* **2015**, *11*, 444–448. [CrossRef]
31. Kaur, G.; Gill, S.S.; Rattan, M. Impact of lanthanum doped zirconium oxide ( $\text{LaZrO}_2$ ) gate dielectric material on FinFET inverter. *Int. J. Smart Sens. Intell. Syst.* **2020**, *13*, 1–10. [CrossRef]
32. Kaur, G.; Gill, S.S.; Rattan, M. Design and performance analysis of 20nm 5-fin SOI FinFET for different channel materials. In Proceedings of the 2017 International Conference on Computing, Communication and Automation (ICCCA), Greater Noida, India, 5–6 May 2017; pp. 1569–1572.
33. Kumar, H.; Jethwa, M.K.; Porwal, A.; Dhavse, R.; Devre, H.M.; Parekh, R. Effect of Different Channel Material on the Performance Parameters for FinFET Device. In *Proceedings of the Fifth International Conference on Microelectronics, Computing and Communication Systems: MCCS 2020*; Springer: Singapore, 2021.
34. Bhat, T.A.; Mustafa, M.; Beigh, M.R. Study of short channel effects in n-FinFET structure for Si, GaAs, GaSb and GaN channel materials. *J. Nano-Electron. Phys.* **2015**, *7*, 03010.
35. Kumar, A.; Janakirani, M.; Anand, M.; Sharma, S.; Vivekanand, C.V.; Chakravarti, A. Comparative performance study of difference differential amplifier using 7 nm and 14 nm FinFET technologies and carbon nanotube FET. *J. Nanomater.* **2022**, *2022*, 8200856. [CrossRef]
36. Guillorn, M.; Chang, J.; Bryant, A.; Fuller, N.; Dokumaci, O.; Wang, X.; Newbury, J.; Babich, K.; Ott, J.; Haran, B.; et al. FinFET performance advantage at 22nm: An AC perspective. In Proceedings of the 2008 Symposium on VLSI Technology, Honolulu, HI, USA, 17–19 June 2008; pp. 12–13. [CrossRef]
37. Kang, C.Y.; Sohn, C.; Baek, R.H.; Hobbs, C.; Kirsch, P.; Jammy, R. Effects of layout and process parameters on device/circuit performance and variability for 10nm node FinFET technology. In Proceedings of the Digest of Technical Papers—Symposium on VLSI Technology, Kyoto, Japan, 11–13 June 2013; pp. T90–T91.
38. Fossum, J.G.; Yang, J.-W.; Trivedi, V.P. Suppression of corner effects in triple-gate MOSFETs. *IEEE Electron Device Lett.* **2003**, *24*, 745–747. [CrossRef]
39. Takagi, S.; Toriumi, A.; Iwase, M.; Tango, H. On the universality of inversion layer mobility in Si MOSFET’s: Part II-effects of surface orientation. *IEEE Trans. Electron Devices* **1994**, *41*, 2363–2368. [CrossRef]

40. Satō, T.; Takeishi, Y.; Hara, H. Effects of Crystallographic Orientation on Mobility, Surface State Density, and Noise in p-Type Inversion Layers on Oxidized Silicon Surfaces. *Jpn. J. Appl. Phys.* **1969**, *8*, 588. [[CrossRef](#)]
41. Collaert, N.; Demand, M.; Ferain, I.; Lisoni, J.; Singanamalla, R.; Zimmerman, P.; Yim, Y.; Schram, T.; Mannaert, G.; Goodwin, M.; et al. Tall triple-gate devices with TiN/HfO<sub>x</sub>/sub 2/gate stack. Digest of Technical Papers. In Proceedings of the 2005 Symposium on VLSI Technology, Kyoto, Japan, 14–16 June 2005; pp. 108–109. [[CrossRef](#)]
42. Colinge, J.-P. (Ed.) *FinFETs and Other Multi-Gate Transistors*; Springer: New York, NY, USA, 2008; Volume 73.
43. Hu, C.; Bokor, J.; King, T.-J.; Anderson, E.; Kuo, C.; Asano, K.; Takeuchi, H.; Kedzierski, J.; Lee, W.-C.; Hisamoto, D. FinFET-a self-aligned double-gate MOSFET scalable to 20 nm. *IEEE Trans. Electron Devices* **2001**, *47*, 2320–2325. [[CrossRef](#)]
44. Shin, M.-G.; Bae, K.-H.; Jeong, H.-S.; Kim, D.-H.; Cha, H.-S.; Kwon, H.-I. Effects of Capping Layers with Different Metals on Electrical Performance and Stability of p-Channel SnO Thin-Film Transistors. *Micromachines* **2020**, *11*, 917. [[CrossRef](#)]
45. Van Dal, M.; Collaert, N.; Doornbos, G.; Vellianitis, G.; Curatola, G.; Pawlak, B.; Duffy, R.; Jonville, C.; Degroote, B.; Altamirano, E.; et al. Highly manufacturable FinFETs with sub-10nm fin width and high aspect ratio fabricated with immersion lithography. In Proceedings of the 2007 IEEE Symposium on VLSI Technology, Kyoto, Japan, 12–14 June 2007; pp. 110–111. [[CrossRef](#)]
46. Duffy, R.; Curatola, G.; Pawlak, B.J.; Doornbos, G.; van der Tak, K.; Breimer, P.; van Berkum, J.G.M.; Roozeboom, F. Doping fin field-effect transistor sidewalls: Impurity dose retention in silicon due to high angle incident ion implants and the impact on device performance. *J. Vac. Sci. Technol. B Microelectron. Nanometer Struct.* **2008**, *26*, 402–407. [[CrossRef](#)]
47. Lenoble, D.; Doornbos, G.; de Keersgieter, A.; Pawlak, B.; Vandervorst, W.; Jurczak, M.; Skotnicki, T. The junction challenges in the FinFETs device. In Proceedings of the 2006 International Workshop on Junction Technology, Shanghai, China, 15–16 May 2006; pp. 78–83. [[CrossRef](#)]
48. Yu, B.; Chang, L.; Ahmed, S.; Wang, H.; Bell, S.; Yang, C.-Y.; Tabery, C.; Ho, C.; Xiang, Q.; King, T.-J.; et al. FinFET scaling to 10 nm gate length. In Proceedings of the Digest. International Electron Devices Meeting, San Francisco, CA, USA, 8–11 December 2002; pp. 251–254. [[CrossRef](#)]
49. Kumar, M.J.; Siva, M. The Ground Plane in Buried Oxide for Controlling Short-Channel Effects in Nanoscale SOI MOSFETs. *IEEE Trans. Electron Devices* **2008**, *55*, 1554–1557. [[CrossRef](#)]
50. Xiong, W.; Colinge, J. Self-aligned implanted ground-plane fully depleted SOI MOSFET. *Electron. Lett.* **1999**, *35*, 2059–2060. [[CrossRef](#)]
51. Yanagi, S.; Nakakubo, A.; Omura, Y. Proposal of a partial-ground-plane (PGP) silicon-on-insulator (SOI) MOSFET for deep sub-0.1-μm channel regime. *IEEE Electron Device Lett.* **2001**, *22*, 278–280. [[CrossRef](#)]
52. Xiong; Ramkumar; Jang; Park; Colinge. Self-aligned ground-plane FDSOI MOSFET. In Proceedings of the 2002 IEEE International SOI Conference, Williamsburg, VA, USA, 7–10 October 2002; pp. 23–24. [[CrossRef](#)]
53. Saremi, M.; Afzali-Kusha, A.; Mohammadi, S. Ground plane fin-shaped field effect transistor (GP-FinFET): A FinFET for low leakage power circuits. *Microelectron. Eng.* **2012**, *95*, 74–82. [[CrossRef](#)]
54. Shrivastava, M.; Baghini, M.S.; Sharma, D.K.; Rao, V.R. A Novel Bottom Spacer FinFET Structure for Improved Short-Channel, Power-Delay, and Thermal Performance. *IEEE Trans. Electron Devices* **2010**, *57*, 1287–1294. [[CrossRef](#)]
55. Tripathi, S.L.; Mishra, R.; Mishra, R.A. Optimization of High Performance Bulk FinFET Structure Independent of Random Dopant Process Variations. *Microelectron. Solid State Electron.* **2013**, *2*, 29–38. [[CrossRef](#)]
56. Chauhan, V.; Samajdar, D.P.; Bagga, N.; Dixit, A. A Novel Negative Capacitance FinFET with Ferroelectric Spacer: Proposal and Investigation. *IEEE Trans. Ultrason. Ferroelectr. Freq. Control* **2021**, *68*, 3654–3657. [[CrossRef](#)]
57. Gangwani, L.; Chakravarti, R.; Chaujar, R. Investigation of a novel 5nm top bottom gated junctionless FinFET for improved switching and analog performance. *J. Phys. Conf. Ser.* **2021**, *1921*, 012100. [[CrossRef](#)]
58. Chhabra, A.; Kumar, A.; Chaujar, R. Sub-20 nm GaAs junctionless FinFET for biosensing application. *Vacuum* **2018**, *160*, 467–471. [[CrossRef](#)]
59. Tripathi, S.L.; Raj, B. Design of FinFET as Biosensor. In *Nanodevices for Integrated Circuit Design*; Wiley: Hoboken, NJ, USA, 2023; pp. 143–156.
60. Kim, J.-Y.; Ahn, J.-H.; Choi, S.-J.; Im, M.; Kim, S.; Duarte, J.P.; Kim, C.-H.; Park, T.J.; Lee, S.Y.; Choi, Y.-K. An Underlap Channel-Embedded Field-Effect Transistor for Biosensor Application in Watery and Dry Environment. *IEEE Trans. Nanotechnol.* **2012**, *11*, 390–394. [[CrossRef](#)]
61. Kumar, A.; Tripathi, M.; Chaujar, R. Comprehensive analysis of sub-20 nm black phosphorus based junctionless-recessed channel MOSFET for analog/RF applications. *Superlattices Microstruct.* **2018**, *116*, 171–180, ISSN 0749-6036. [[CrossRef](#)]
62. Dixit, A.; Samajdar, D.P.; Chauhan, V. Sensitivity Analysis of a Novel Negative Capacitance FinFET for Label-Free Biosensing. *IEEE Trans. Electron Devices* **2021**, *68*, 5204–5210. [[CrossRef](#)]
63. Dixit, A.; Samajdar, D.P.; Bagga, N. Dielectric modulated GaAs<sub>1-x</sub>Sb<sub>x</sub> FinFET as a label-free biosensor: Device proposal and investigation. *Semicond. Sci. Technol.* **2021**, *36*, 095033. [[CrossRef](#)]
64. *Sentaurus Device User Guide*; Synopsys Inc.: Mountain View, CA, USA, 2020.
65. Narang, R.; Saxena, M.; Gupta, M. Comparative Analysis of Dielectric-Modulated FET and TFET-Based Biosensor. *IEEE Trans. Nanotechnol.* **2015**, *14*, 427–435. [[CrossRef](#)]
66. Keshewani, S.; Daga, M.; Mishra, G.P. Design of Sub-40nm FinFET Based Label Free Biosensor. *Silicon* **2022**, *14*, 12459–12465. [[CrossRef](#)]

67. Gandhi, N.; Rathore, S.; Jaisawal, R.K.; Kondekar, P.N.; Dey, S.; Bagga, N. Unveiling the self-heating and process variation reliability of a junctionless FinFET-based hydrogen gas sensor. *IEEE Sens. Lett.* **2023**, *7*, 4503004. [[CrossRef](#)]
68. Gandhi, N.; Jaisawal, R.K.; Rathore, S.; Kondekar, P.N.; Bagga, N. A proof of concept for reliability aware analysis of junctionless negative capacitance FinFET-based hydrogen sensor. *Smart Mater. Struct.* **2024**, *33*, 035010. [[CrossRef](#)]
69. Sehgal, H.D.; Pratap, Y.; Gupta, M.; Kabra, S.; Pal, P. Comparative analysis of junctionless FinFET and inverted mode FinFET as phosphine (PH 3) gas sensor. In Proceedings of the 2020 5th International Conference on Devices, Circuits and Systems (ICDCS), Coimbatore, India, 5–6 March 2020; pp. 193–197.
70. Rani, D.; Rollo, S.; Olthuis, W.; Krishnamoorthy, S.; García, C.P. Combining chemical functionalization and FinFET geometry for field effect sensors as accessible technology to optimize pH sensing. *Chemosensors* **2021**, *9*, 20. [[CrossRef](#)]
71. Alharbi, A.G.; Shafi, N. Liquid gate and back gate capacitive coupling effects in ph sensing performance of finfets. *Silicon* **2022**, *14*, 11027–11037. [[CrossRef](#)]
72. Shen, Y.; Wang, C.; Liou, K.; Tan, P.; Wang, Y.; Wu, S.; Yang, T.; Yu, Y.; Chiang, T.; Chih, Y.; et al. Multifunctional Ion-Sensitive Floating Gate Fin Field-Effect Transistor with Three-Dimensional Nanoseaweed Structure by Glancing Angle Deposition Technology. *Small* **2022**, *18*, 2104168. [[CrossRef](#)]
73. Singh, S.K.; Sharma, D.; Srinivasan, P.; Dixit, A. Quantum-Dot-Based Thermometry Using 12-nm FinFET and Machine Learning Models. *IEEE Trans. Electron Devices* **2024**, *71*, 2043–2050. [[CrossRef](#)]

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.