

ISE Project Navigator (P.58f) - D:\practical\and\_g\and\_g.xise - [AND\_OR\_Inverter (RTL3)]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Behavioral

Hierarchy

- and\_g
  - xc3s100e-5tq144
    - AND\_OR\_Inverter - ab (and\_g.vhd)

No Processes Running

No single design module is selected.

Design Utilities

- Update All Schematic Files
- Compile HDL Simulation Libr...
- Regenerate All Cores
- Check All Core Versions

Start Design Files Libraries

Design Summary (Synthesized) and\_g.vhd AND\_OR\_Inverter (RTL3)

AND\_OR\_Inverter:1

```
graph LR
    d((d)) --- and2_1[and2]
    c((c)) --- and2_1
    and2_1 --> Y_and0001_imp_Y_and00011[Y_and0001_imp_Y_and00011]
    b((b)) --- and2_2[and2]
    a((a)) --- and2_2
    and2_2 --> Y_and0000_imp_Y_and00001[Y_and0000_imp_Y_and00001]
    Y_and0001_imp_Y_and00011 --> or2[or2]
    Y_and0000_imp_Y_and00001 --> or2
    or2 --> Y_or0000_imp_Y_or00001[Y_or0000_imp_Y_or00001]
    Y_or0000_imp_Y_or00001 --> inv[inv]
    inv --> Y_imp_Y1[Y_imp_Y1]
```

AND\_OR\_Inverter

View by Category

Design Objects of Top Level Block

Instances

- AND\_OR\_Inverter

Pins

- AND\_OR\_Inverter

Signals

- b
- c

Properties of Signal: c

Name	Value
PortPolarity	Input
PortName	c

Errors Warnings Find in Files Results View by Category

Zoom out such that objects become smaller

[180,0]

Windows Taskbar

04:58 18-07-2013

ISE Project Navigator (P.58f) - D:\practical\and\_g\and\_g.xise - [AND\_OR\_Inverter (RTL3)]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Behavioral

Hierarchy

- and\_g
  - xc3s100e-5tq144
    - AND\_OR\_Inverter - ab (and\_g.vhd)

No Processes Running

No single design module is selected.

Design Utilities

- Update All Schematic Files
- Compile HDL Simulation Libr...
- Regenerate All Cores
- Check All Core Versions

AND\_OR\_Inverter

a

b

c

d

Y

Block: AND\_OR\_Inverter  
Type: AND\_OR\_Inverter

AND\_OR\_Inverter

Start Design Files Libraries

Design Summary (Synthesized) and\_g.vhd AND\_OR\_Inverter (RTL3)

View by Category

Design Objects of Top Level Block

Instances

- AND\_OR\_Inverter

Pins

Signals

Name

Value

Errors

Warnings

Find in Files Results

View by Category

[388,284]

04:58  
18-07-2013

ISE Project Navigator (P.58f) - D:\practical\and\_g\and\_g.xise - [AND\_OR\_Inverter (RTL3)]

File Edit View Project Source Process Tools Window Layout Help

ISim (P.58f) - [Default.wcfg]

File Edit View Simulation Window Layout Help

Instances and Processes

Instance and Process Name

- and\_or\_inverter
- std\_logic\_1164

Objects

Simulation Objects for std\_logic\_1164

Object Name	Value
resolution_ta...	UUUUUUUUUUXXXX
and_table[0:8]	UUUUUUUUUXX
or_table[0:8]	UUU1UUU1UUXX1XX
xor_table[0:8]	UUUUUUUUUUXXXX
not_table[0:8]	UX10XX10X
cvt_to_x01[0:8]	XX01XX01X
cvt_to_x01z[0:8]	XX012X01X
cvt_to_ux01[0:8]	UX01XX01X

Name Value

Name	Value
a	1
b	0
c	1
d	0
y	1

2.001000000 ms

10 ms 5 ms 10 ms

X1: 2.001000000 ms

Default.wcfg

Console

```
# isim force add (/and_or_inverter/c) 1 -radix bin -time 0 fs -value 0 -radix bin -time 1 ms -repeat 2 ms -cancel 10 ms
ISim>
# isim force add (/and_or_inverter/d) 1 -radix bin -time 0 fs -value 0 -radix bin -time 2 ms -repeat 4 ms -cancel 10 ms
ISim>
# isim force add (/and_or_inverter/d) 1 -radix bin -time 0 fs -value 0 -radix bin -time 2 ms -repeat 4 ms -cancel 10 ms
ISim>
```

04:56 18-07-2013