

Secure Sharing of Identity (KYC)

A Mini Project report

Submitted in partial fulfillment of the requirements for the award of the degree of

BACHELOR OF TECHNOLOGY

in

COMPUTER SCIENCE AND ENGINEERING (AI&ML)

Submitted by

M. Prashanth 22BT1A6643

K. Venkat 22BT1A6632

Y. Komali 22BT1A6657

B. Aruna 22BT5A6601

B. Ravi Teja 22BT1A6612

T. Sai Kumar 22BT1A6654

Under the Guidance of
Mr. V. HIRISH REDDY
Assistant Professor



VISVESVARAYA COLLEGE OF ENGINEERING & TECHNOLOGY

(Recognized by A.I.C.T.E Affiliated to JNTU, Hyderabad),
(MP Patelguda, Ibrahimpatnam, Telangana, INDIA - 501510)

2024- 2025



DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING (AI&ML)

CERTIFICATE


This is to certify that this project report entitled **Secure Sharing of Identity(KYC)** submitted by **M.Prashanth(22BT1A6643), Venkat(22BT1A6632), Komali(22BT1A6657), B.Aruna(22BT5A6601),B.Raviteja(22BT1A6612), T.Saikumar(22BT1A6654)**, in partial fulfillment of the requirements for the degree of **Bachelor of Technology in Computer Science & Engineering(AI&ML)** to the Jawaharlal Nehru Technological University, Hyderabad, during the academic year 2024 -25, is a Bonafide record of work carried out under our guidance and supervision.

The results embodied in this report have not been submitted to any other University or Institution for the award of any degree or diploma.

Mr.V. Hirish Reddy
Assistant Professor
Internal Guide

Mr. V. Hirish Reddy
Head of Department
Dept. of CSE (AI&ML)

External Examiner



DECLARATION

I hereby declare that this submission is our own work and that, to the best of our knowledge and belief, it contains no material previously published or written by another person nor material which to a substantial extent has been accepted for the award of any other degree or diploma of the university or other institute of higher learning, except where due acknowledgment has been made in the text.

Signature:

M. Prashanth	22BT1A6643
K. Venkat	22BT1A6632
Y. Komali	22BT1A6657
B. Aruna	22BT5A6601
B. Ravi Teja	22BT1A6612
T. Sai Kumar	22BT1A6654

ACKNOWLEDGEMENT

It gives us a great sense of pleasure to present the report of the project undertaken during B.Tech. We would like to express our special thanks to our Principal **Dr.D. Ramesh** for moral support and **college Management** of Visvesvaraya College of Engineering & Technology, Hyderabad for providing us infrastructure to complete the project.

We owe special debt of gratitude to **Dr.K.V. Ram Prasad, Dean Academics** of Visvesvaraya College of Engineering & Technology, Hyderabad for his constant support and guidance throughout the course of our work.

We thank **Mr. Hirish Reddy** Head of the Department of Computer Science & Engineering (AI&ML) for his constant support and cooperation.

We owe special debt of gratitude to our Guide **Mr. V. Hirish Reddy**, Assistant Professor Visvesvaraya College of Engineering & Technology, Hyderabad for her guidance throughout the course of our work. It is only her cognizant efforts that our endeavors have seen light of the day.

We also like to express our gratitude towards our **Parents/Guardians** & siblings for their kind co-operation and encouragement which helped us in completion of this project.

We do not want to miss the opportunity to acknowledge the contribution of all faculty members of the department for their kind assistance and cooperation during the development of our project. Last but not the least, we acknowledge our **friends** for their contribution in the completion of the project.

M. Prashanth	22BT1A6643
K. Venkat	22BT1A6632
Y. Komali	22BT1A6657
B. Aruna	22BT5A6601
B. Ravi Teja	22BT1A6612
T. Sai Kumar	22BT1A6654

TABLE OF CONTENTS

CONTENT	PAGENO
ABSTRACT	01
1. INTRODUCTION	02
1.1 Domain Description	2-3
1.2 Problem Definition	3
1.3 Proposed Solution	3
1.4 Objective	4
2. LITERATURE SURVEY	4
2.1 Existing System	4-5
2.2Proposed System	5
2.3Advantages of proposed system	6
2.4Feasibility Study	6
2.5. Technical Feasibility	6-7
2.6. Survey of Technology	7
2.7Feasibility of Technology	8
2.8Economic Feasibility	8
3.SYSTEM ANALYSIS	8
3.1 Specifications	8-9
3.2 Software Requirements	9
3.3 Hardware Requirements	9-10
3.4 Module Description	10

4. DESIGN	10
4.1 Introduction	10-11
4.2 Block Diagram	11-12
4.3 DFD / ER / UML Diagram	13-14
4.3.1 DFD Symbols	14-16
4.3.2 Context Level Diagram	17-19
4.3.3 Zero level diagrams	20-21
4.4 Unified Modelling Language	22-23
4.4.1 Class Diagram	23-25
4.4.2 Use Case Diagram	25-27
4.4.3 Sequence Diagram	27-28
4.4.4 Collaboration diagram	29-30
4.4.5 Activity Diagram	31-32
5. IMPLEMENTATION	33-54
6. TESTING	54
6.1 Introduction	54-56
6.2 Design of Test Cases and Scenarios	56-58
7. OUTPUT SCREENS	58-68
8. CONCLUSION	69
9. FUTURE ENHANCEMENT	69-70
10. REFERENCES	70-72