

Full adder

Full adder is a 3 input and 2 output adder . We can construct this full adder circuit using 2 half adders . It requires 3 xor gates , 2 and gates and one or gate.

TRUTH TABLE:


<u>INPUT A</u>	<u>INPUT B</u>	<u>INPUT C</u>	<u>OUTPUT CARRY</u>	<u>OUTPUT SUM</u>
0	0	0	0	0
0	0	1	0	<u>1</u>
0	1	0	0	<u>1</u>
0	1	1	<u>1</u>	0
1	0	0	0	<u>1</u>
1	0	1	<u>1</u>	0
1	1	0	<u>1</u>	0
1	1	1	<u>1</u>	<u>1</u>

VERILOG CODE:

//FULL ADDER USING DATA FLOW LEVEL OF ABSTRACTION

```
module full_add(input a,b,c, output sum,carry );
assign sum=a^b^c;
assign carry=(a|b) & (b|c) & (c|a);
Endmodule
```

SIMULATION OUTPUT:



SCHEMATIC DIAGRAM:

