


Latch is a basic building block element en sequential cincuits. Latches do not have any clock original, that is they are asynchronous sequential circuits. Latches continuously check all the inputs and corracepondingly it changes its output when enabled. for simple latch.


Flip-Flop (FF) The FF is also abuilding block of eynchnonous sequential circuits. It has now stable states. It can stone one bit of information. Thipflops will have a clock signal. Their state changes depending on the clock pulse. Flip-Flop is edge sensitive. They will change their state when the clock signal transition occurs from low to high or high to low. when the clock is at constant o on 1, the state remains unchanged even if the input changes. A FF is also known as bistable multivibrator. Types - SR, JK, D and T flip-flop. Latch Construction There are two methods for constructing 1. By using 2 NOR gates 2. By using 2 NAND gates I construction of latch by wing 2 MOR gates R Fig- Latch construction wing MOR gades. my horas star ming

While constructing a latch wring NOR gates, it is compulsory to consider · Reset input R in normal output &n · Set input S in complemented output In Truth table NOR Godes occurrence of the only of the contract of the contract of 1 1 0 0 (Invalid) input changes. A IT. Teles known, at billes 2. Construction of Latch by woing 2 NAND gates. Fig-Latch construction using NAND gates. while constructing a latch using NAND gates it is compulsotry to consider · Set input in normal output @ 9 . Reset input in complemented output of












characteristic table The reduced
Q(+) J K Q(++1) touth talle as
0000 000 001 000 001
0 1 0 1 0 0 9(4)
011
1001
1000
the state of the s
characteristic equation.
960
0 1 1 1 2
1 4 . 5 7 8
g(++1) = QJ+QK
* JK Flip-Flop vering MOR gates Watch
K CO
Cox Cox
0





:. dt = 10 se Tp = 30 see Q(++U-0,1,0 when this clock pulce - At + of to width applied to the etp-> flip-flop after st time Now we have J=1, K=1, 19=1. After next at time g = 0 Hence the output will act oscillate back and forth begon o and I in the duration to of the clock pulser width. There two steps to avoid race account condition . The race around condition can be avoided if to KAt. . By using Master slave flip-flop. Master - Slave JK Flip - Flop A master slave Sk flip-flop is a basically a combination of two SK flip-flops: connected together in a series configuration. The first flip-flop, called the master is driven by positive cole clock. The second flip-flop, called the slave, 18 driven by negative clock. During positive clock master flip-flop gives intermediate



For a given	combin	ation of	f pree	, excit	state
excitation +	able	of any	flip:	- flop 1	s drawn
Q(t) Q(t+1)	s R	+ 50	3(4)	9 (e+1) 0	O X
1 1	× o	1	1	X	»× D
SR FUP S(t) S(t+1)				K Flip	
0 0 1	0		0	0	200
70.0	1	(1)	1	0	0
D Flip flop	1	253/20	M	flip	flop