Memory Management and virtual memory memory management strategie Background, swapping, contiguous memory altocation, segmentation, paging Staucture of page table, 14-32 segmentation, 14-32 paging. virtual mizmony management background, pemand paging, copy-on-write Page Replacement, page Replacement algorithms, Atlocation of frames, Throshing, vistual memory in windows.

Linterpolition | Background:

> Memory consists of a large array of words or bytes, each word has its own address.

> CPU felches the instruction from memory and evenute these instructions

Basic Hardwares

→ Main memory and registers are only storage, cpu con access directly

→ Register access in one cpu clock, but main memory can take many cycles


→ cache sists between mainmemory and opu registers.

⇒ A pair of base and limit degisters define the logical address space.

⇒ CPU hardware compares every address generated in user mode with the registers.

→ A program executing in user mode attempt to access of memory or other users memory results in a trap to the os, which treats the

attempt as a fetal error. > This prevents a user program from accidentally modifying the code or data structure of either the us or other users.



Address Binding:

-> A user program will go through several steps, before being executed.

> address binding of instructions and data to memory addresses can

happen at three different stages.

⇒ Compile time: if memory location known a priors, absolute code

can be generated, must recompile code if starting location

changes eg: pos programs.

→ Load time: must generate relocatable code if memory location

is not known at compile time.

→ Execution time: Binding delayed until run time, if the process can be moved during its execution from one memory segment to another.

Logical Versus physical address space

Logical address: generated by the cpu, also referred as virtual address:


physical address: address seen by the memory unit i.e, loaded to memory address register.

→ logical and physical addresses are the same in compile-time and load-time address-binding. logical and physical addresses differ in execution time address binding schema.

→ The own-time mapping from virtual to physical addresses is done by a hardware device called the memory management unit liming

→ In mmu, the value in the relocation register is added to every address generated by a user process at the time it is sent to memory.

→ The USEN paragram deals with logical addresses, it never sees the real physical addresses, introduction register



Dynamic loading:

> All zoutines are kept on disk in a relocatable load formed and main program is loaded into memory and is excluded.

- Routine is not loaded until it is called

> The relocatable linking loader is called to load the desired rocatine.

> Better memory space utilization since unused soutiness never loaded.

it is useful when large amounts of code are needed to handle frequently occurring cases.

> No special support from the or is required implemented through program design,

Dynamic Linking and Shared Libraries:

→ Linking postponed until execution time

→ small piece of code, stub used to locate the appropriate memory residend library routine

→ stub applaces itself with the address of the accutine, and

executes the acutine.

→ Dynamic linking is particularly useful for libraries. This system also known as shared libraries.

Swapping:


→ A process needs to be in memory for execution but sometimes.

There is not enough main memory to hold all the currently active processes in a timeshaving system.

→ A process can be swapped temporarily out of memory to a backing store, and then brought back into memory for

continued execution.

I similar to RR CPU scheduling algorithm, when a Ten empires the memory manager will swap out that process to swap another process into the memory space that has been freed.



- > backing store: it is a disk to store data that is present in memory
- → Swapping can be done by privary based scheduling algorithm lower priority process is swapped out so higher priority process can be loaded and executed.
- → The swapped out process will be swapped back into the same memory space it occupied previously due to the restriction by the method of address binding.

> The dispatches swaps out a process in memory if there is no free memory region and swaps in the desired process from a ready queue.

→ The major part of swap time 16 transfer time total transfer time is directly proportional to the amount of memory swapped.

Transfer rate of 50 mb per sec

Transfer rate of 50 mb per sec

Transfer rate = 100 | 50 = 2 sec [2 sec = 241000 ms = 2000 ms]

Transfer rate = 100 | 50 = 2 sec [2 sec = 241000 ms = 2000 ms]

swap time = transfer time + seek time (latency time)

seek time = 8 sec

swap time = 8 sec

swap time = 2000 t8

= 2008 millisec

Total swap time = swapout + swap in

= 2008 to 2008

= 4016 millisec

Configuous memory Allocation:

- > The memory is usually divided into two partitions: one for the resident operating system and one for the user processes.
- → configuous memory allocation is a memory allocation technique
- > it allows to store the process only in a configuous -lashion. thus entire process has to be stored as a single entity at one place inside the memory, it is of two types

configuration memory allocation Technique

Static partitioning bynamic partitioning fixed size partitioning vooliable size partitioning.


Static partitioning:

> In static partitioning, main memory is predivided into fined size partitions

→ The size of each portition is fixed and can not be changed

> each partition is allowed to store only one process

Ed: 10 kB memory divided into fixed size partitions



These positions are allocated to the processes as they arrive The partition allocated to the arrived process depends on the algorithm followed

> - first fil Algorithm Algorithm for partition allocation Best fit worst fit

First Fil:

- → it starts the searching the partitions senally from the starting.
- → When an empty partition that is big enough to store the process is found, it is allocated to the process.
- → obviously, the partition size has to be greater than or at least equal to the process size.

Best At:

- > it first scans all the empty partitions.
- next it allocate the smallest size partition to the process.
- Best fit works best because space left after the allocation inside the partition is of very small size internal bagmentation also least and search time is more

Morst At;

- it first scons all the empty partitions.
- I heat it allocates the langest size partition to the process.
- → worst fit works worst, because space left after the allocation inside the portition is of very longe size thus internal fragmentation is manimum.

Translating logical address into physical address:

- cpu always generates a logical address a physical address is needed to access the main memory.
- The translation scheme uses two begisters
 - Relocation Register
 - Limit Register

- → Relocation Register Stores the base address or starting address of the process in the main memory.
- -> Limit register stores the size of or length of the process.
- " (aser: [generated address z = Limit]

 If address is found to be greater-than or equal to-the

 limit, a trap is generated.
- + case 2: | generalidaddress 2 Limit]

The address must always lie in the range to, limit-I]

stores length limit register (selocation register) - it stores base address

of process

(PU laddress) - yes - + physical memory

address memory

from addressing error

Diradvanlages of static partition;

- > It suffers from both internal tragmentation and external fragmentation.
- > it utilizes memory inefficiently.
- There is a limitation on the size of process since process with 512e. greater than the size of largest partition can't be stored and executed.

Fragmentation:

It may be of two types

- r. internal fragmentation
- 2. External fragmentation

- → 7t occurs when the space is leftinside the partition after allocating the partition to a process
- > This space is called as internally fragmented space.
- > and this space can't allocated to any other process
- > This is because only static partitioning allows to store only one process in each partition.

External fragmentation:

- → it occurs when the total amount of empty space required to
 store the process is available in the main memory.
- → But because the space is not configurate so the process annot be stored.

Segmentation. [non-contiguous Memory allocation) > segmentation is a memory management technique in which, the

memory is divided into the variable size parts.

→ Each part is known as segment which can be allocated to a

- The details about each segment are stored in a table (adled as segment table, segment table is stored in one of the segment.)
- → and segment table contains following information.

Base: it is base address of the segment Limit: It is the length of the segment

→ it supports user vivu of memory a logical address space is a collection of segments.

Translation of Logical address into physical address by segment table:

- CPU generates a logical address which compains two parts


Lsegment-number, offset/

o The segment number 9s mapped to the segment table. The limit of segment compared with the offset

+ If the offset is less than the limit then the address is valid, otherwise

it throws an error as the address is invaid

> in case of valid address, the base address of the segment is added to the offset to get the physical address of main memory.



which of the following logical address will Eg: seg NO Base length produce trap addressing excer. 2300 14 A. 1, 11 [septiment no, office] 90 100 580 1327 3, 3,425

> segment offset must always lie in the sange . Eo, limit -1]

→ for aption 1: Offset=11, segment no=1

The segment must be [0, 14-1] = [0,13] so offset address lies between a to 13, no trap will be produc physical address = 2300 + 11 [Base, + offset]

-> for option 2: [0, 94], but offset address is 100. so trap will be occur.

Paging:

> Paging is a non-configuous memory allocation technique.

- > to avoid otternal fragmentation, it allows to store parts of a single Process in a non-configuous fashion. Thus, different parts of the same process can be stored at different places in the main memory.
- * Paging is a fixed size partitioning scheme in paging, secondary memory and main memory are divided into equal fixed size partitions.
- -> The partitions of secondary memory or logical memory are called as pages. - the partitions of main memory or physical memory are

→ Each process is divided into parts where size of each part is same

- > The page size is defined by the hardware the size of the page is power of 12', varying between 512 byter and 16 me per page.
- > CPU generates a logical address consisting of two parts
 - 1. Page Number

2. page offset

- -) Page Number specifies the specific page of the process from which CPU wants to read the days.
- → lage offset specifies the specific word on the page that cpu wants to read

Note: Logical address generated by the cpu is represented in bits

- (LAS) Logical address space generated by a program of represented in worders or bytes.
 - (PA) phyrical address available in main memory & represented in bits
 - (PAS) physical address space: represented in words or bytes. the sect of all physical addresses corresponing to the logical addresses.

 \rightarrow The size of the logical address space is 2^n , and page size is 2^n , then the high-order bits m-n represent the page number, and the n low-order bils represent page offset. 1ka210 page number page offset Eg> 1m=20 : 16 = 2 = If LA (Logical address) = 31 bit, LAS = 231 words > LAS = 128 m words 2 x 2 = 2 words, the LA = 27 bits PA = 32 bit, the PAS = 2 words, PAS = 2 2 = 4 x 19 = 49 words > PAS = 16m words 24 x 2.0 words, then PA = 24 bits > no of frames = physical address space / frame size → no of pages = Logical address space/ page size > frame offset = page offset. Translating logical address into physical address frame no offset CPU > page No offset physical address Logicaladdyess Mainmemory/

Page table:

age table maps the page number referenced by the courts the forme number where that page is stored.

> Number of entires in page table = Number of pages in which the process

) Page table have register (PTBF) contains the base address of page table.

E-Mandato A field		optional f	selds -			
frame number	valid bit! invalid bit	protectioner) Read/write/sit		caching	Dirty(m)	

nameno: specifies the brame where the page is stored in the main memory valid in the main memory valid by 1 otherwise set to 0 invalidate if bit is present in main memory it specify by 1 otherwise set to 0 production. To perform only read operation set bit as 0, of bit is set to 1 then both read and write operations are allowed.

reference if the page has been referenced recently, then this but is set to leatherwise set to a. [used in IRO page replacement policy]

caching: whenever fresh or new data required cache is disabled by selfing bit as self-ing bit.

Dirty bit: if the page has been modified, then this bit is set to a otherwise set to a. Dirty bit helps to avoid unnecessary writes.

Framenumber vidid E91 2 v g invalid bit Page 0 page Page 1 page 1 page 2 Page 2 Page 3 i-1-not present Page 4 page 3 In Fm page table page 5 valid (v) or invalit (i) bit inpr 5M page n

→ In above enample frame number 0 - indicate the page 6 and page 7 but those pages are not present in secondary memory Page fault:

> When a page referenced by the (pu is not found in the moun memory it is called as a page fault.

) When a page foult occurs, the required page has to be fetched

from the secondary memory into the main memory.

Disadvantage of paging is, it increase the effictive access time due to increased number of memory accesses the one memory access is get the frame number from the page table, another memory acress is get the word from the page

→ To reduce the effective access time we use TLB

Translation Lookaside Buffer:

> Being a hardware, the access time of TLB is very less as compared t the main memory.

> TLB consist of page Number and frame number.

In paging sihema using TLB, the logical address generated by the cpu is translated into the physical address using following steps > TLB is checked to see if it contains an entry for the meterence page number. the referenced page number to compared with the TLB entines all at once


> if there is a TLB hit, TLB contains an entry for the referenced page number in this case, TLB entry is used to get the consesponding

frame number for the referenced page number.

-) if TLB does not contain on enly for the beforenced page number A TLB miss occurs in this case, page table is used to get the referenced page number. Then, TLB is updated with the page number and from a number for future references.

+ After the frame number is obtained, it is combined with the page offset to generate the physical address:

> Then, physical address is used to sead the sequired word from the main memory.



paging Hardware with TLB →70 identify process TLB stors (ASIDS) address space identifiers in each TLB

> Unlike page table, there exists only one TIB in the system

> advantages of TIB 15, it reduces the effective access time tonly one memory actess is sequired when TLB hit occurs.


→ The percentage of times that a particular page number is found in the TLB is called the hit ratio.

Effective Access Time - Hit ratio of TLB X C Access time of TLB+ Access time of mainmemory) + miss ratio of TLBX (ACCESS time of TLB+2X ACCESS time of main memory).

A paging scheme uses a TLB. the efficieve memory accept takes 160 ns and a main memory access takes 100ns, what is the TLB Access time if the TLB hit ratio is 60% and there is no page fault.

```
Sol:
   Effective access time = 160 ns
    Main memory access time = 100 ns
    TLB hit ratio 60% = 0.6.
       TLB miss Ratio = 1- TLB hit ratio
                        = 1-0.6
         Let TLB access time = This
         EAT = Hit ratio of TLB X (Access time of TLB + Access time of MM) +
               Miss ratio of TLB * (Access time of TLB + 2x Access time of
         160 = 0.6* (T+100) + 0.4x (T = 2×100)
         160 - 0.6XT + 0.6 X100 + 0.4XT + 0.4 X 200
          160 = 0.6 XT + 60 + 0.4 XT + 80
            160 = T + 140
            160-140=T
                T = 2005/
Eg 2? A paying scheme uses a TLB. A TLB access takes 10 ns and a main
      memory access takes 500s. what is EAT if the TLB hit ratio is 90%
     and there is no page fault.
A:
        TLB access time = 10 ms
         Main mumory access time = 50 ms
         TLB hit ratto = 90% = 0.9
          TLB mis ratio = 1- TLB ht ratio > 1-0-9 = 0.1
               EAT = 0.9 x (10+50) + 0.1 (10+2 x50)
                    = 0.9 x60 + 0.1 × 110
                    = 54 + 11
                EAT = 65 MY
```

> The main advantage of paging is the possibility of sharing common tode. some operating systems implement shared memory using shared names



shoring of code in a paging invisionment

Structure of page table?

The most remmon techniques used for structuring the page table are

. Hierarchical paging con multilevel paging

. Hashed page tables . Inverted page tables

Hierarchical paging/midhlevel paging:

→ Ithe page table might be too big to fil in a configuous space, so we may have a hierarchy with several levels.

> 50, we break up the logical address space into multiple page-tables. In-this technique we use

. Two level page table

2 Three level page table.

Two level page table:


→ A logical Address (on 32-bit machine with 4k page size) 15

divided into apage number consisting of 20 bits

a page offset consisting of 12 bits


= 12 5its of

→ Since—the page table is paged, the page number is further divided into A 10-bit page number rage number page offset . A 10 - bit page offset Then, logical Address to Howr Pi Pi d



Address translation for a twolevel paging

Three level paging: → A logical address (an 64-bit machine with 4k page size) is divided



Hashed page tables:

> it is common approach used when address space is 732 bils

-> The virtual page number is hashed into a page-lable this page table contains a chain of elements or linked list elements hashing to the same location.

> Each element consists of three fields

1 violated page number

2. The value of the mapped page frame

3. A pointer to the next element in the linked list


Inverted Page tables:

> The inverted page table combines a page table and a frame table into one data structure

→ one entry for each virtual page number of real page of memory.

→ Entry consists of the virtual address of the page stored in that seal memory location, with information about the process that owns that page.

-) Decreases memory needed to store each page table, but increases time needed to search the table when a page reference occurs.



→ 2 procentid, page-number, offret?

IA-32 Segmentation:

-) Intel pentium architecture allows a segment to be 4 GB large, and maximum number of segments per process is 16k.

- The logical address of a process is divided into two partitions


→ the first partition consist of up to 8k segments that are private to that process. the second partition consist of 8k segments that are shared among all the processes.


→ First partition information kept in the local descriptor -Lable (107) > Second partition information kept in the global descriptor table (GOT

→ Each entry in LDT or GDT consist of 8-byte segment descriptor.

logical adovess represented as 5- segment number g - segment in the GOTOY LPT p - protection

> The pentium architecture allows a page size of either 4KB or 4 mB for 4- KR pages pontium uses a two-level paging scheme in which the division of the 32-bit linear address follows





Copy - on- Write (cow):

> forker system call used for creating child process, again if you call the forker system call it will create the duplicate of its parent and create parent address space for child but it is unnecessary.

→ Instead of this we use a technique (ON (ropy-on-write)


→ cow allows the parent and child processes initially to Share the same pages these pages marked as cow.

-> By using these technique, only modified pages are copied and all unmodified pages can be shared by the parent

> This technique is common in operating systems, including windows XP, Linux, & Shlowis

> copied page can be allocated to free page

⇒ os allocate these pages wring a technique known as Zero. All-on-demand!



Before process, modifies page C

