

## NOT Grate Sh




- 0/p will be invent of input.




- Appliatoms of NOT cate.


I Not gote as any Oscillator.




- Connect odd numbors of NOT gatzs.
- There Propagatom delay Tpl of each NOT gate.

2) Not gate as a Butter






3) Not gate as Bistable Multiviboutor




- Connect even numbers of NOT gertes.
  - Three is poopagaton delay of TH for each NOT gate.

**Engineering Funda Android App** 

**Digital Electronics Playlist** 






B

fmd A+B NAND and NOR gate. 57

$$A = 0$$
 $Y = \overline{A \cdot B}$ 



- NAND and NOR gate are universal gentes.
- In NAND gette, It any Input is "O" then o/p will be "I", else o/p will be "O"

- In NOR	gote, H any
Import is	"1" then o/p will
be "0"	else 0/0 will by "1"

	1			
T	A	В	7	
ľ	0	0	1	
١	0	1	1	
	1	0	1	
	ı	1	0	

A	8	7
0	D	1
0	1	0
1	0	0
ι	1	0

XOR and XNOR geste. 58



$$Y = A \oplus B$$
  
=  $A\overline{B} + \overline{A}B$ 

- If no of "1" at Input
is odd then output is "1",
else output is "0"

A	В	7
0	0	0
0	1	1
1	0	1
1		0

- Properties of XOR

$$A \longrightarrow Y = A$$




- It no of "1" at Imput is even, then output is "1", else output is "0".

A	B	7
0	0	1
0	1	0
١	0	0
1	1	1


- Properties of XNOR.

$$A \longrightarrow Y = \overline{A}$$




Examples on XOR and XNOR gete 60

I If the Input to digital Circuit Consisting of Consorde of 20 XOR gerter given. Then the output 7 is




2) For the Output F to be I in the light Cloouit Shown, The Input Combination may be



NOR geste as universal gate 61

A	B	7
O	0	1
U	•	0
1	0	0
ι	1	0

- NOT geste by NOR geste.





- XOR gate by NOR gete.


- OR gents by NOR gents.

- NOR gete as AND gete.

$$Y = \overline{A} + \overline{B} = \overline{A} \cdot \overline{B} = A \cdot B$$







 $J = (\overline{A} + B) \cdot (\overline{B} + \overline{A}) = (\overline{A}\overline{B} + \overline{A}A + B\overline{B} + BA) = \overline{A}\overline{B} + \overline{A}B$   $- \overline{E} \times \overline{X} \times A / \overline{E} / \overline{E} = X \times X = \overline{A}\overline{B} + \overline{A}B$ 

= 石中 新安


AB + AB


 $\overline{B}$ ,  $\overline{AB}$  =  $\overline{B}$  +  $\overline{AB}$  >  $\overline{B}$  +  $\overline{AB}$  >  $\overline{B}$  +  $\overline{AB}$ 


Minimum two mput NAND gates for multi mput AND and multi Input NAND gate. 63 - 2(N-1) [ two 1/p NAND to Implement in Input AND] - 2n-3 [ two VP NAND to Implement in Imput NAND] I HOW many two Input NAND reged to Implement 4 up AND jute. = 2(n-1)= 2 (4-1) = 6 (NAND gentes (With 21/p)) 2) If we have 4 Input NAND gete, then how many 2 /p NAND gestes are regit to implement it. = 2n - 3= 2x4-3 = 5 (2 Vp NAND gates). 3) Find two Input NAND gette for given booken function. A) F = A.B.C.D ( we need I NAND gate for D). - For 4 Input AND gette, 2 Imput NAND gentes = 2(1-1) = 2(4-1) = 6 - Total 2 Up NAND gate = 6+1 = 7 B) F = A. B. C (So for A) & C we need took
NAND gates). - For three Up NAND gette, 2 Imput NAND gates = 2n-3 2 2×3-3 - 50 total 2 Up NAND gate = 3+2 =5 HO Identity min. too mpt NAND gates. A) Fi = ABT B) F2 = AB, C CJ Fra A.B


Minimum Number of 2 Input NAND gate for legical expression I The minimum number of 2 Input NAND gester regel . to implement the fundous 64 F = (a+b) ((+b) 2 4 3) 5 4 6 F = (a+b) ((+b) [ As por De Morgen's thrown a+b = a.b ] a (a.b) ((+b) [ Let A = a-b] [ | NAND for A] = A((+b) E 4 NAND gates ]. 2 (A.C) . (A.b) 2) Minimum 2 Input NAND gates reged to implement the boolean function. [Notz: WIXIT &Z is available] .F = WXYZ リ 4 2 3 5 3 6 4 7 f = w872 1 1 [ two NAND getter regist for - For four Up AND gote, How many 2 Up NAND gote = (XMX FB 2(N-1) = 2(4-1) - total NAND gente's = 6+2 = 8 3) Find min. two Vo NAND getes for givon exposurion F = ABCO
(3 NAND gotz). - total NAND gates = 3+5 =8. = 8-3 -5 - For Four Up NAND, HOW many two Up NAND - 27-3

Minimum Numbor of NAND genters For grow bedeem of. I) The minimum number of NAND getes regid to implement A + AB + ABC is equal to 일이 되 1 1 4 일구 65 7 = A + AB + ABC - ATI+B+B(] [ 1+A=17 7 - A 2) Find Minimum NAND gertes for Y = AB + CD. 7 = AB+ CD [ As por Pe Morgen's threem AB+CD = AB. CD] [ Hure there is a need of three NAND gester ] 3) Find Minimum number 2 Vp NAND gete sent for Y = AB + BC + CA Y = AB + BC + CA I As per De morgan's thrown, AB + BC + CA = AB. BC. CA ] = (AB).(BC).(CA) - [ for AB, BC & CA we need three NAND gentes ] - For three termina NAND, HID muny two turnind NAND Tex. To -) total = 3+3 = 2n - 3= 2×3 -3  $\sim (3)$ 









Stuck at I and Stuck at o Fault in lugic Circuit "Stuck of I" - 0/p at given point will stay (1). No matter what is the (10mit Connection "Stuck at 0" + 0/p at given point will stay (0). No matter what of the Cionif Connection. It point P is stuck at (0) 1, the ortput W111 7ºI be I If point P is Stuck at Ex-2 0, the Op will be 1 If point Pis Stuck of CP (1)0, The orp will be to If poin P is strick at 1 then output y =