


NOT Gate sh




- o/p will be Invert of Input.

x	y
0	1
1	0

- Applications of NOT gate.

1) Not gate as ring Oscillator.



- Connect odd numbers of NOT gates.

- There propagation delay T_{pd} of each NOT gate.


$$T = 6T_{pd} = 2nT_{pd}$$

$$f = 1/T = 1/2nT_{pd}$$

2) Not gate as a Buffer



3) Not gate as Bistable Multivibrator




- Connect even numbers of NOT gates.


- There is propagation delay of T_{pd} for each NOT gate.

AND Gate

SS



$$Y = A.B$$





$$Y = A.B.C$$




- If all i/p's are "1" then only o/p is "1", else o/p is "0".

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

- Properties of AND



- Example



For TTL logic find Y.

For TTL, Not Connected terminals at i/p has active high "1" input.

OR Gate 56



$$Y = A + B$$



$$Y = A + B + C$$

- In OR gate, If any input is "1" then o/p is "1", else o/p is "0".



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

- Properties of OR gate.



- Examples


Find output For TTL & ECL logic.



NAND and NOR gate. 57



$$Y = \overline{A \cdot B}$$



$$Y = \overline{A + B}$$

- NAND and NOR gates are universal gates.
- In NAND gate, If any input is "0" then o/p will be "1", else o/p will be "0".
- In NOR gate, If any input is "1" then o/p will be "0", else o/p will be "1".

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

XOR and XNOR gate. 58





$$Y = A \oplus B$$
$$= A\bar{B} + \bar{A}B$$

- If no of "1" at Input is odd then output is "1", else output is "0".

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

- Properties of XOR






$$Y = A \odot B$$
$$= AB + \bar{A}\bar{B}$$


- If no of "1" at Input is even, then output is "1", else output is "0".

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

- Properties of XNOR.



Examples based on XOR and XNOR gates. 59





what is the equivalent gate of given circuit?


$$Y = A \oplus \bar{B} \quad \rightarrow \text{For } A \oplus B = A\bar{B} + \bar{A}B$$

$$Y = A\bar{B} + \bar{A}B = A \odot B$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0



X	Y
0	0
1	0




A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

X	Y
0	1
1	1

Examples on XOR and XNOR gate 60

1) If the Input to digital circuit consisting of cascade of 20 XOR gates given. Then the output Y is



- a) 0 **b) 1** c) \bar{X} d) X




X	Y	P
0	0	0
0	1	1
1	0	1
1	1	0

Output of gate [1, 3, 5, ..., 19]
= \bar{X}

Output of gate [2, 4, 6, ..., 20]
= 1

2) For the Output F to be 1 in the logic circuit shown, The Input combination may be


- a) $A=1, B=1, C=0$
 b) $A=1, B=0, C=0$
 c) $A=0, B=1, C=0$
 d) $A=0, B=0, \boxed{C=1}$



NOR gate as universal gate 61


A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

- NOT gate by NOR gate.





- XOR gate by NOR gate.

- OR gate by NOR gate.



- NOR gate as AND gate.


$$Y = \overline{\overline{A} + \overline{B}} = \overline{\overline{A}} \cdot \overline{\overline{B}} = A \cdot B$$




NAND gate as universal gate 62

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

- NOT gate by NAND gate.




- AND gate by NAND gate.




- OR gate by NAND.

$$Y = \overline{A \cdot B} = \bar{A} + \bar{B} = A + B$$



- XOR gate by NAND gate.



$$Y = (\bar{A} + B) \cdot (\bar{B} + A) = \bar{A}\bar{B} + \bar{A}A + B\bar{B} + BA = \bar{A}\bar{B} + AB$$

$$= \cancel{\bar{A} + B} \cdot \cancel{A + \bar{B}} = \bar{A}\bar{B} + AB$$

Minimum two input NAND gates for multi input AND and multi input NAND gate. **63**

- $2(n-1)$ [two 1/p NAND to implement n input AND]

- $2n-3$ [two 1/p NAND to implement n input NAND]

1] How many two input NAND req.^d to implement 4 1/p AND gate.

$$= 2(n-1)$$

$$= 2(4-1)$$

$$= 6 \text{ (NAND gates (with 2 1/p))}$$

2] If we have 4 input NAND gate, then how many 2 1/p NAND gates are req.^d to implement it.

$$= 2n-3$$

$$= 2 \times 4 - 3$$

$$= 5 \text{ (2 1/p NAND gates)}$$

3] Find two input NAND gate for given boolean function.

A] $F = A.B.C.\bar{D}$ ← (we need 1 NAND gate for \bar{D}).

- For 4 input AND gate, 2 input NAND gates

$$= 2(n-1)$$

$$= 2(4-1) = 6$$

- Total 2 1/p NAND gate = $6+1 = 7$

$$B] F = \overline{\bar{A}.B.\bar{C}}$$

↑ ↑ (so for \bar{A} & \bar{C} we need two 2 1/p NAND gates).

- For three 1/p NAND gate, 2 input NAND gates

$$= 2n-3$$

$$= 2 \times 3 - 3$$

$$= 3$$

- So total 2 1/p NAND gate = $3+2 = 5$

HW Identify min. two input NAND gates.

$$A) F_1 = A B \bar{C}$$

$$B) F_2 = \overline{A.B.\bar{C}}$$

$$C) F_3 = \overline{\bar{A}.B}$$

Minimum Number of 2 Input NAND gate for logical expression

1) The minimum number of 2 input NAND gates req^d to implement the function

$$F = (\bar{a} + \bar{b})(c + b)$$

6h

1) 3 2) 4 3) 5 4) 6

$$F = (\bar{a} + \bar{b})(c + b)$$

[As per De Morgan's theorem

$$\bar{a} + \bar{b} = \overline{a.b}]$$

$$= \overline{a.b}(c + b)$$

[Let $A = \overline{a.b}$] [1 NAND for A]

$$= A(c + b)$$

$$= A.c + A.b$$

[4 NAND gates]

$$= \overline{A.c} \cdot \overline{A.b}$$

2) Minimum 2 input NAND gates req^d to implement the boolean function. [Note: w, x, y & z is available]

$$f = w\bar{x}y\bar{z}$$

1) 4 2) 5 3) 6 4) 7

$$f = w(\bar{x})y(\bar{z})$$

[two NAND gates req^d for \bar{x} & \bar{z}]

- For four var AND gate, How many 2 var NAND gate

$$= \frac{n(n-1)}{2} \quad 2(n-1)$$

$$= 2(4-1)$$

$$= 6$$

- total NAND gate's = 6 + 2 = 8

3) Find min. two var NAND gates for given expression

$$F = \overline{A.B.C.D}$$

- total NAND gates = 3 + 5 = 8



(3 NAND gates)

$$= 8 - 3 = 5$$

- For four var NAND, How many two var NAND = $2n - 3$

Minimum Number of NAND gates For given boolean eq.ⁿ

1) The minimum number of NAND gates req.^d to implement $A + A\bar{B} + A\bar{B}C$ is equal to

a) 0 b) 1 c) 4 d) 7 **66**

$$\begin{aligned} Y &= A + A\bar{B} + A\bar{B}C \\ &= A [1 + \bar{B} + \bar{B}C] \\ &\quad [1 + A = 1] \end{aligned}$$

$$Y = A$$

2) Find Minimum NAND gates for

$$\begin{aligned} Y &= \overline{AB + CD} \\ Y &= \overline{AB + CD} \\ &\quad [\text{As per De Morgan's theorem} \\ &\quad \quad \overline{AB + CD} = \overline{AB} \cdot \overline{CD}] \\ &= \overline{AB} \cdot \overline{CD} \end{aligned}$$

[Here there is a need of three NAND gates]

3) Find minimum number 2 input NAND gate req.^d for

$$\begin{aligned} Y &= AB + BC + CA \\ Y &= \overline{AB + BC + CA} \\ &\quad [\text{As per De Morgan's theorem,} \\ &\quad \quad \overline{AB + BC + CA} = \overline{AB} \cdot \overline{BC} \cdot \overline{CA}] \\ &= \overline{AB} \cdot \overline{BC} \cdot \overline{CA} \end{aligned}$$

$\uparrow \uparrow \uparrow$ [for \overline{AB} , \overline{BC} & \overline{CA} we need three NAND gates]

- For three terminal NAND, How many two terminal NAND req.^d

$$\begin{aligned} &= 2n - 3 \\ &= 2 \times 3 - 3 \\ &= 3 \end{aligned}$$


$$\begin{aligned} \rightarrow \text{total} &= 3 + 3 \\ &= 6 \end{aligned}$$

Boolean expression to NAND gate Implementation


$$1) \quad Y = \bar{A} + B\bar{C}$$

66


Step-1 Implement given Boolean expression in terms of basic gates by AOI [AND, OR & NOT gates].




Step-2 Apply bubble to o/p of AND gate to Yp of OR gate.





Step-3 Apply Not gates at places where bubbles have been inserted.



Step-4 Look out for double Inversions & cancel extra NOT gates.




Step-5 place NAND equivalent




$$\begin{aligned} Y &= A \cdot (\bar{B} + C) \\ &= \bar{A} + (\bar{B} + C) \\ &= \bar{A} + \bar{B} \cdot \bar{C} = \bar{A} + B\bar{C} \end{aligned}$$


AOL to NAND Implementation 67




Step-1 Apply Bubble (a) o/p of AND gate (b) Yp of OR gate.



Step-2 Apply NOT gates in place of bubbles we applied.




Step-3 look out for double NOT gate cancel two NOT gates in series.



Step-4 place NAND equivalent




$$\overline{A+B} = \overline{A} \cdot \overline{B}$$




Boolean expression to NOR gate Implementation 68

$$Y = \bar{A} + B\bar{C}$$


Step-1 Implement given boolean expression in terms of AOI [AND, OR & Inverter (NOT)] Implementation




Step-2 Apply bubble at o/p of OR gate and at i/p of AND gate.





Step-3 Apply NOT gate in place of Bubble as we have applied.




Step-4 Cancel NOT gates Connected in Series.




Step-5 place NOR gate equivalent




A01 to NOR Implementation 69




Step 1 Apply Bubble at o/p of OR gate and at i/p of AND gate.



Step 2 Apply NOT gates in place of bubble we applied.




Step 3 Cancel two NOT gates Connected in series.



Step 4 place NOR equivalent



$$\boxed{\bar{A} \cdot \bar{B} = \overline{A + B}}$$




Stuck at 1 and stuck at 0 Fault in logic Circuit

(70)

"Stuck at 1" \div o/p at given point will stay '1'.
No matter what is the circuit connection.


"Stuck at 0" \div o/p at given point will stay '0'.
No matter what is the circuit connection.

Ex-1




If point P is stuck at (0) 1, the output will be 1.

Ex-2




If point P is stuck at 0, the o/p will be 1

Ex-3



If point P is stuck at (1) 0, the o/p will be \overline{CD}

Ex-4



If point P is stuck at 1 then output $Z = \underline{\hspace{2cm}}$