

## Digital Electronics

Combinational  
Circuit

Sequential circuit


→ O/p is only depending on present  $V_p$ .

→ O/p is depending on present  $V_p$  and past O/p.



- No feedback
- No memory

- Eg - HA/FA
- HS/FS
- Mux / Demux
- Encoder / Decoder
- Code converter.
- Designing of combinational Circuits.



Possibility of memory

- Eg.
- Counter
- Shift register
- Flip Flop.



- Step 1 - Determine & Define total  $V_p$ 's and total  $O/p$ 's of the circuit.

- Step-2 - Make truth table that defines relationship in bet.  $V_p$ 's and  $O/p$ 's.


- Step-3 - Determine boolean eq $n$  using K-map.

- Step-4 - Based on boolean eq $n$ , we can form circuit.

# Combinational Circuit designing example 83


The minimal function that can detect "divisible by 2" with 8421 BCD [D<sub>8</sub>D<sub>4</sub>D<sub>2</sub>D<sub>1</sub>] is given by  $\overline{P_1}$

	D <sub>8</sub>	D <sub>4</sub>	D <sub>2</sub>	D <sub>1</sub>	Y
0 -	0	0	0	0	1
1 -	0	0	0	1	0
2 -	0	0	1	0	1
3 -	0	0	1	1	0
4 -	0	1	0	0	1
5 -	0	1	0	1	0
6 -	0	1	1	0	1
7 -	0	1	1	1	0
8 -	1	0	0	0	1
9 -	1	0	0	1	0
10 -	1	0	1	0	X
:					:
15 -	1	1	1	1	X




The minimal function that can detect "divisible by 3" with 8421 BCD [D<sub>8</sub>D<sub>4</sub>P<sub>2</sub>P<sub>1</sub>] is given by \_\_\_\_\_


	D <sub>8</sub>	P <sub>4</sub>	D <sub>2</sub>	P <sub>1</sub>	Y
0 -	0	0	0	0	1
1 -	0	0	0	1	0
2 -	0	0	1	0	0
3 -	0	0	1	1	1
4 -	0	1	0	0	0
5 -	0	1	0	1	0
6 -	0	1	1	0	1
7 -	0	1	1	1	0
8 -	1	0	0	0	0
9 -	1	0	0	1	1
10 -	1	0	1	0	X
:					:
15 -	1	1	1	1	X



1)


Find output  $J = ?$ 

2)




what is redundant gate in given combinational circuit?

3)



what is redundant gate in given combinational circuit?

4)




what is redundant gate in given combinational circuit?


# HALF ADDER

86

→ Half Adder we perform two bit addition.




A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




$$S = A\bar{B} + \bar{A}B$$


$$S = A \oplus B$$



$$C = A, B$$



- Full Adder circuit is used to perform 3 bits addition.



A	B	C	S	$C_o$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$S$	$AB$	$\bar{A}\bar{B}$	$\bar{A}B$	$AB$	$A\bar{B}$
$C_o$	0 0	1 2	0 6	1 4	
$C_1$	1 1	0 3	1 7	0 5	

$\bar{A}\bar{B}C$      $\bar{A}BC$      $ABC$      $A\bar{B}C$


$$\begin{aligned}
 \rightarrow S &= \bar{A}\bar{B}C + \bar{A}BC + ABC + A\bar{B}C \\
 &= \bar{A}(\bar{B}C + BC) + A(BC + \bar{B}C) \\
 &= \bar{A}(B \oplus C) + A(B \oplus C) \\
 &= \bar{A}(B \oplus C) + A(\bar{B} \oplus C)
 \end{aligned}$$

$$S = A \oplus B \oplus C$$

$C_o$	$AB$	$\bar{A}\bar{B}$	$\bar{A}B$	$AB$	$A\bar{B}$
$C_o$	0 0	0 2	1 6	0 4	
$C_1$	0 1	1 3	1 7	1 5	


$CB$      $AB$      $AC$

$$C_o = AB + B.C + A.C$$




# Full Adder circuit using Half Adder.

88




$$S_H = A \oplus B$$

$$C_{OH} = A \cdot B$$



$$S_F = A \oplus B \oplus C$$

$$C_{OF} = AB + BC + CA$$



$$- S_{H_1} = A \oplus B = A\bar{B} + \bar{A}B$$

$$C_{H_1} = A \cdot B$$

$$| \quad S_{H_2} = S_{H_1} \oplus C = A \oplus B \oplus C$$

$$\begin{aligned} C_{H_2} &= S_{H_1} \cdot C \\ &= (A\bar{B} + \bar{A}B) \cdot C \\ &= A\bar{B}C + \bar{A}B \cdot C \end{aligned}$$

$$- C_o = C_{H_2} + C_{H_1}$$

$$\Rightarrow A \cdot B + \overline{ABC} + \overline{ABC}$$



$$\Rightarrow A \cdot B + BC + AC$$

C	AB	$\bar{A}\bar{B}$	$\bar{A}B$	$A\bar{B}$	$AB$
0	00	11	10	01	00
1	11	10	01	00	11

CB      AB      AC


# HALF ADDER BY NAND GATES

89



# BCD Adder.


91



$$\rightarrow \text{Cond. 1} \rightarrow C = 1$$

$\rightarrow \text{Cond. 2} \rightarrow \text{find Kmap}$

$$Kmap = S_2 S_3 + S_1 S_3 \\ = S_3 (S_2 + S_1)$$



$S < 9$

$$A = 4$$

$$B = 4$$

$$\frac{8}{}$$

$$\begin{array}{r} 01000 \\ \uparrow \uparrow \uparrow \uparrow \uparrow \\ C \quad S_3 \quad S_2 \quad S_1 \quad S_0 \end{array}$$

$15 < S < 9$

$$A = 5$$

$$B = 6$$

$$\frac{11}{}$$

$$\begin{array}{r} 01011 \\ \uparrow \uparrow \uparrow \uparrow \uparrow \\ C \quad S_3 \quad S_2 \quad S_1 \quad S_0 \end{array}$$

$S > 9 \quad (C=1)$

$C \quad S_3 \quad S_2 \quad S_1 \quad S_0$	
0 0 0 0 0	$\rightarrow 0$
0 0 0 0 1	$\rightarrow 1$
0 0 0 1 0	$\rightarrow 2$
0 0 0 1 1	$\rightarrow 3$
0 0 1 0 0	$\rightarrow 4$
0 0 1 0 1	$\rightarrow 5$
0 0 1 1 0	$\rightarrow 6$
0 0 1 1 1	$\rightarrow 7$
0 1 0 0 0	$\rightarrow 8$
0 1 0 0 1	$\rightarrow 9$
0 1 0 1 0	$\rightarrow 10$
0 1 0 1 1	$\rightarrow 11$
0 1 1 0 0	$\rightarrow 12$
0 1 1 0 1	$\rightarrow 13$
0 1 1 1 0	$\rightarrow 14$
0 1 1 1 1	$\rightarrow 15$
1 0 0 0 0	$\rightarrow 16$
1 0 0 0 1	$\rightarrow 17$
1 0 0 1 0	$\rightarrow 18$

$(S > 9)$


$(C=1)$

$(S < 9)$

$(C=0)$


# 1's Complement Subtraction using parallel adder

92



- If Carry = 1 [Result is +ve]  $\Rightarrow R = C + \text{Carry}$

If Carry = 0 [Result is -ve]  $\Rightarrow R = 1\text{'s comp. of } C.$




# $2^1$ 's Complement Subtraction using Parallel Adder

$$\begin{array}{r}
 A \\
 -B \\
 \hline
 R
 \end{array}
 \quad \begin{array}{c}
 \xrightarrow{\text{Binary}} A \\
 \xrightarrow{\text{2's Comp.}} -B \\
 \text{Carry } C
 \end{array}
 \quad \boxed{\text{Step 1}}$$

Q3

→ If Carry = 0, Result is (-Ve),  $\Rightarrow R = 2^1$ 's Comp. of C.] Step 2

If Carry = 1, Result is (+Ve),  $\Rightarrow R = S$



$R = 2^1$ 's Comp. of C [-Ve].  
 $R = S [+Ve]$ .

## Half Subtractor

→ Half subtractor is performing two bits subtraction.

$$\begin{array}{r} x \\ - y \\ \hline b \quad d \end{array}$$

$(x-y)$

x	y	b	d
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


D	x	$\bar{x}$	x
0	0	1	1
1	1	0	0

$$D = x\bar{y} + \bar{x}y \\ = x \oplus y$$

B	x	$\bar{x}$	x
0	0	1	1
1	1	0	0

$$B = \bar{x}y \quad \rightarrow \text{for } y-x$$



$$B = x\bar{y}$$



Half Adder

$$S = x \oplus y$$


$$C = xy$$








$$\begin{aligned} \bar{P} \oplus \bar{Q} &= \bar{P}\bar{Q} + \bar{\bar{P}}\bar{Q} \\ &= \bar{P}Q + P\bar{Q} \\ &= P \oplus Q \end{aligned}$$

# Half Adder using Half Subtractor 95

→ Half Adder











→ Half Subtractor







# Half Subtractor using Half Adder. 16

→ Half subtractor

→ Half Adder



# Full Adder using Half Subtractor 97



# Full Subtractor 98

→ Full Subtractor performs 3 bits subtraction.

$$(A - B - C) \text{ or } A - (B + C)$$


A	B	C	D	$B_o$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

D	$\bar{A}B$	$\bar{C}$	00	01	11	10
0	0	1	1	0	0	1
1	1	0	1	0	1	0

$$\begin{aligned}
 D &= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C \\
 &= \bar{A}(\bar{B}C + B\bar{C}) + A(B\bar{C} + \bar{B}C) \\
 &= \bar{A}(B \oplus C) + A(B \odot C) \\
 &= A \oplus B \oplus C
 \end{aligned}$$

$B_o$	$\bar{A}B$	$\bar{C}$	00	01	11	10
0	0	1	1	0	0	0
1	1	1	1	1	1	0

$$B_o = \bar{C}\bar{A} + \bar{A}B + BC$$




$$D = A \oplus B \oplus C$$

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Borrow} = AB + BC + CA$$

Full Adder.



$$B_o = \bar{C}\bar{A} + (\bar{A}B + BC)$$

$$(A - B - C)$$

## Full Adder using Full Subtractor 188

→ Full Adder. → Full Subtractor

$$[A + B + C]$$


$$[A - (B+C)]$$

$$S = A \oplus B \oplus C$$

$$D = A \oplus B \oplus C$$

$$C_0 = AB + BC + CA$$

$$B_0 = \bar{A}B + \bar{A}C + BC$$



# Full subtractor using Half subtractor [10]


→ Full subtractor

$$[A, B, C]$$

$$[A - (B + C)]$$

$$\rightarrow D = A \oplus B \oplus C$$

$$B_o = \overline{AB} + \overline{AC} + BC$$





→ Half subtractor

$$[A, B]$$

$$[A - B]$$

$$\rightarrow D = A \oplus B$$

$$B_o = \overline{AB}$$



H.S. 1

$$D_1 = A \oplus B$$

$$B_{o1} = \overline{AB}$$

H.S. 2

$$D_2 = D_1 \oplus C = A \oplus B \oplus C$$

$$B_{o2} = \overline{D_1} \cdot C$$

$$\rightarrow B_o = B_{o1} + B_{o2}$$

$$= \overline{AB} + \overline{D_1} \cdot C$$

$$= \overline{AB} + (\overline{AB}B).C$$

$$= \overline{AB} + (AB + \overline{AB}).C$$

$$= \overline{AB} + ABC + \overline{A}\overline{B}C$$

$$= \overline{AB} + \overline{AC} + BC$$

	AB	C	B <sub>o</sub>
00	0	0	0
01	0	1	1
11	1	1	1
10	1	0	0

Labels below the table:

- 00:  $\overline{AC}$
- 01:  $\overline{AB}$
- 11:  $BC$



Parallel Subtractor using

$B_3$	$B_2$	$B_1$	$B_0$	$O$
$X$	$X_3$	$X_2$	$X_1$	$X_0$
$- Y$	$Y_3$	$Y_2$	$Y_1$	$Y_0$

$B_0 \text{ D}$


$(X - Y - B)$   
Full Subtraction.

Full Subtractor / Half subtractor.



102

## 2 Bits Multiplier using Half Adder 1.03




$$\begin{array}{r}
 & A_1 \quad A_0 \\
 & \underline{\quad} \quad \underline{\quad} \\
 B_1 & \quad B_0 \\
 & \underline{\quad} \quad \underline{\quad} \\
 C_1 & \quad B_0 A_1 \quad B_0 A_0 \\
 & \underline{\quad} \quad \underline{\quad} \\
 C_2 & \quad A_1 B_1 \quad B_1 A_0 \quad X \\
 & \underline{\quad} \quad \underline{\quad} \quad \underline{\quad} \\
 P_3 & \quad P_2 \quad P_1 \quad P_0
 \end{array}$$

$$\rightarrow P_0 = B_0 A_0$$

$$P_1 = HA_1 [B_0 A_1, B_1 A_0]$$

$$P_2 = HA_2 [C_1, A_1 B_1]$$

$$P_3 = C_2$$



### Excess-3 Addition by Parallel Adder

10<sup>4</sup>

Data

Step-1 - take two Excess-3 data A, B

A

B

Data

Step-2 - Add Two data A & B

A

B

$$A + B = S \text{ (carry } C)$$

Step-3 - check

If C = 0

A

B

If C = 1

A

B

$$\text{Ans} = S - 3$$


$$-3 \rightarrow -0011$$

↓ 1's comp


1100

$$\begin{array}{r} +1 \\ \hline 1101 \end{array}$$

↓ 2's comp



## 2 bits Comparator 105




$$(A > B) = A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0$$

$A_1, A_0, B_1, B_0$	$A_1 \bar{B}_1$	$A_0 \bar{B}_1 \bar{B}_0$	$A_1 A_0 \bar{B}_0$
00	0	0	0
01	1	0	0
10	0	1	0
11	1	1	1


$$(A = B) = \bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 \bar{A}_0 B_1 B_0 + A_1 A_0 \bar{B}_1 B_0 + A_1 A_0 B_1 \bar{B}_0$$

$A < B$	$A_1, A_0$	$B_1, B_0$
00	00	00
01	10	00
11	11	10
10	10	11

$$(A < B) = \bar{A}_1 B_1 + \bar{A}_1 \bar{A}_0 B_0 + \bar{A}_0 B_1 \bar{B}_0$$



# Seven Segment Display Decoder




106

	a $b_3 b_2$	b $b_3 b_2$	c $b_3 b_2$	d $b_3 b_2$	e $b_3 b_2$	f $b_3 b_2$	g $b_3 b_2$
00	10	04	X <sub>12</sub>	18			
01	01	15	X <sub>13</sub>	19			
02	13	17	X <sub>15</sub>	X <sub>11</sub>			
03	16	X <sub>14</sub>	X <sub>10</sub>				
04	10	14	X <sub>12</sub>	18			
05	01	05	X <sub>13</sub>	09			
06	12	16	X <sub>14</sub>	X <sub>10</sub>			
07	03	07	X <sub>15</sub>	X <sub>11</sub>			
08	11	19	X <sub>12</sub>	X <sub>18</sub>			
09	13	17	X <sub>13</sub>	X <sub>19</sub>			
10	12	16	X <sub>14</sub>	X <sub>10</sub>			
11	11	19	X <sub>15</sub>	X <sub>11</sub>			
12	10	18	X <sub>12</sub>	X <sub>16</sub>			
13	01	05	X <sub>13</sub>	19			
14	12	16	X <sub>14</sub>	X <sub>10</sub>			
15	03	07	X <sub>15</sub>	X <sub>11</sub>			
16	11	19	X <sub>12</sub>	X <sub>18</sub>			
17	13	17	X <sub>13</sub>	X <sub>19</sub>			
18	12	16	X <sub>14</sub>	X <sub>10</sub>			
19	10	18	X <sub>12</sub>	X <sub>16</sub>			
1A	01	05	X <sub>13</sub>	19			
1B	12	16	X <sub>14</sub>	X <sub>10</sub>			
1C	03	07	X <sub>15</sub>	X <sub>11</sub>			
1D	11	19	X <sub>12</sub>	X <sub>18</sub>			
1E	13	17	X <sub>13</sub>	X <sub>19</sub>			
1F	12	16	X <sub>14</sub>	X <sub>10</sub>			
1G	10	18	X <sub>12</sub>	X <sub>16</sub>			
1H	01	05	X <sub>13</sub>	19			
1I	12	16	X <sub>14</sub>	X <sub>10</sub>			
1J	03	07	X <sub>15</sub>	X <sub>11</sub>			
1K	11	19	X <sub>12</sub>	X <sub>18</sub>			
1L	13	17	X <sub>13</sub>	X <sub>19</sub>			
1M	12	16	X <sub>14</sub>	X <sub>10</sub>			
1N	10	18	X <sub>12</sub>	X <sub>16</sub>			
1O	01	05	X <sub>13</sub>	19			
1P	12	16	X <sub>14</sub>	X <sub>10</sub>			
1Q	03	07	X <sub>15</sub>	X <sub>11</sub>			
1R	11	19	X <sub>12</sub>	X <sub>18</sub>			
1S	13	17	X <sub>13</sub>	X <sub>19</sub>			
1T	12	16	X <sub>14</sub>	X <sub>10</sub>			
1U	10	18	X <sub>12</sub>	X <sub>16</sub>			
1V	01	05	X <sub>13</sub>	19			
1W	12	16	X <sub>14</sub>	X <sub>10</sub>			
1X	03	07	X <sub>15</sub>	X <sub>11</sub>			
1Y	11	19	X <sub>12</sub>	X <sub>18</sub>			
1Z	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AA	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AB	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AC	01	05	X <sub>13</sub>	19			
1AD	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AE	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AF	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AG	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AH	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AI	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AJ	01	05	X <sub>13</sub>	19			
1AK	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AL	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AM	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AN	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AO	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AP	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AQ	01	05	X <sub>13</sub>	19			
1AR	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AS	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AT	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AU	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AV	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AW	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AX	01	05	X <sub>13</sub>	19			
1AY	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AZ	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AQ	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AQ	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AQ	01	05	X <sub>13</sub>	19			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AQ	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AQ	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AQ	01	05	X <sub>13</sub>	19			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AQ	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AQ	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AQ	01	05	X <sub>13</sub>	19			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AQ	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AQ	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AQ	01	05	X <sub>13</sub>	19			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AQ	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AQ	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AQ	01	05	X <sub>13</sub>	19			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AQ	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AQ	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AQ	01	05	X <sub>13</sub>	19			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AQ	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AQ	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AQ	01	05	X <sub>13</sub>	19			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AQ	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AQ	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AQ	01	05	X <sub>13</sub>	19			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AQ	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AQ	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AQ	01	05	X <sub>13</sub>	19			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AQ	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AQ	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AQ	01	05	X <sub>13</sub>	19			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AQ	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AQ	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AQ	01	05	X <sub>13</sub>	19			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AQ	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AQ	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AQ	01	05	X <sub>13</sub>	19			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AQ	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AQ	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AQ	01	05	X <sub>13</sub>	19			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AQ	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AQ	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	10	18	X <sub>12</sub>	X <sub>16</sub>			
1AQ	01	05	X <sub>13</sub>	19			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	03	07	X <sub>15</sub>	X <sub>11</sub>			
1AQ	11	19	X <sub>12</sub>	X <sub>18</sub>			
1AQ	13	17	X <sub>13</sub>	X <sub>19</sub>			
1AQ	12	16	X <sub>14</sub>	X <sub>10</sub>			
1AQ	10	18	X <sub>12</sub>	X <sub>16</sub>			

# Carry Look Ahead Adder [CLA Adder] 107

- CLA Adder is better than Full Adder in terms of Speed.
- By Full Adder when we have parallel Adder, it takes Propagation delay to have output.



$A_0$	$B_0$	$C_{in}$	$C_0$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$\overbrace{A_0 B_0}^{A_0 \bar{B}_0 \bar{C}_{in}}$

$$\begin{aligned}
 \rightarrow C_0 &= A_0 B_0 + A_0 \bar{B}_0 \bar{C}_{in} + \bar{A}_0 B_0 \bar{C}_{in} \\
 &= A_0 B_0 + \bar{C}_{in} (A_0 \bar{B}_0 + \bar{A}_0 B_0) \\
 &= A_0 B_0 + \bar{C}_{in} (A_0 \oplus B_0) \\
 \rightarrow C_i &= \underbrace{A_i B_i}_{\text{Carry generator } G_i} + \underbrace{C_{i-1}}_{\text{Carry propagator } P_i} (\underbrace{A_i \oplus B_i}_{G_i + P_i}) \\
 \rightarrow C_i &= [G_i + C_{i-1} P_i]
 \end{aligned}$$

$$\rightarrow i = 0$$

$$C_0 = G_0 + C_{-1} P_0$$

$$\rightarrow i = 1$$


$$\begin{aligned}
 C_1 &= G_1 + C_0 P_1 = G_1 + [G_0 + C_{-1} P_0] P_1 \\
 &= G_1 + P_1 G_0 + P_1 P_0 C_{-1}
 \end{aligned}$$

$$\rightarrow i = 2$$

$$\begin{aligned}
 C_2 &= G_2 + C_1 P_2 \\
 &= G_2 + P_2 [G_1 + P_1 G_0 + P_1 P_0 C_{-1}] \\
 &= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{-1}
 \end{aligned}$$

$$\rightarrow i = 3$$


$$\begin{aligned}
 C_3 &= G_3 + C_2 P_3 \\
 &= G_3 + P_3 [G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{-1}] \\
 &= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{-1}
 \end{aligned}$$



# Even Parity Generator / Odd Parity Generator 108



- For even parity generator  
Output = 1 when number of 1's at  $b_p$  is odd.



- For odd parity generator  
Output = 1, when number of 1's at  $b_p$  is even.

$b_3$	$b_2$	$b_1$	$b_0$	O/P (Even parity) P
0	0	0	0	0 (0)
0	0	0	1	1 (1)
0	0	1	0	1 (2)
0	0	1	1	0 (3)
0	1	0	0	1 (4)
0	1	0	1	0 (5)
0	1	1	0	0 (6)
0	1	1	1	1 (7)
1	0	0	0	1 (8)
1	0	0	1	0 (9)
1	0	1	0	1 (10)
1	0	1	1	0 (11)
1	1	0	0	0 (12)
1	1	0	1	1 (13)
1	1	1	0	1 (14)
1	1	1	1	0 (15)


$Q_{\text{odd}} = \overline{b_3 \oplus b_2 \oplus b_1 \oplus b_0}$

$b_3 b_2$	00	01	11	10
P	0	1	0	1
$b_1 b_0$	00	01	11	10
00	0	1	0	1
01	1	0	1	0
11	0	1	0	1
10	1	0	1	0

$$P(b_0 b_1 b_2 b_3) = b_0 \oplus b_1 \oplus b_2 \oplus b_3$$

# Decoder Basics and 2x4 Decoder 109

- Decoder decodes  $n$  Inputs to  $2^n$  Outputs.





$E$  = Enable.


If  $E=0$ , Decoder is disabled.

If  $E=1$ , Decoder is Enabled.

- 2x4 Decoder.



# 3 X 8 Decoder 110



E is enable terminal


E = 0, Decoder is disabled.

E = 1, Decoder is Enabled.

E	A	B	C	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	Y <sub>5</sub>	Y <sub>6</sub>	Y <sub>7</sub>
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
				0	0	0	0	0	0	0	1

Selection Inputs


Outputs.




Combinational Circuit Output Waveform with delay at gates. [Part 1]

III


F.



- 1] Find output waveform
- 2] Find total delay of given combinational circuit.




Combinational circuit Output waveform with delay at gates [Part 2].  
1/2






- 1] Find output waveform F.  
2] Find total delay of given combinational circuit.

# Priority Encoder 11E




$$\rightarrow n = 4 = 2^m \Rightarrow m = 2$$

$I_3$	$I_2$	$I_1$	$I_0$	$Y_1$	$Y_0$
0	0	0	0	X	X
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1




# Decimal to BCD Encoder 114

→ Decimal [0 to 9] to BCD [0000 to 1001] Encoder.




Input Decimal Number	O/P			
	$B_3$	$B_2$	$B_1$	$B_0$
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1


$$\begin{aligned}
 B_3 &= \textcircled{8} + \textcircled{9} \\
 B_2 &= \textcircled{4} + \textcircled{5} + \textcircled{6} + \textcircled{7} \\
 B_1 &= \textcircled{2} + \textcircled{3} + \textcircled{6} + \textcircled{7} \\
 B_0 &= \textcircled{1} + \textcircled{3} + \textcircled{5} + \textcircled{7} + \textcircled{9}
 \end{aligned}$$



# Full Adder using Decoder 115




X	Y	Z	S	C	O/P
0	0	0	0	0	$m_0$
0	0	1	1	0	$m_1$
0	1	0	1	0	$m_2$
0	1	1	0	1	$m_3$
1	0	0	1	0	$m_4$
1	0	1	0	1	$m_5$
1	1	0	0	1	$m_6$
1	1	1	1	1	$m_7$



$$S = m_1 + m_2 + m_4 + m_7$$

$$C = m_3 + m_5 + m_6 + m_7$$

# Binary to Gray Code Converter 116



Inputs			Outputs		
$B_2$	$B_1$	$B_0$	$g_2$	$g_1$	$g_0$
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

$g_2 = B_2 B_1$

$B_0$	00	01	11	10
0	0	0	1	1
1	0	0	1	1

$g_1 = \overline{B}_2 B_1 + B_2 \overline{B}_1$


$$g_1 = B_2 \oplus B_1$$

$B_0$	00	01	11	10
0	0	1	0	1
1	0	1	0	1

$g_0 = B_0 \overline{B}_1 + \overline{B}_0 B_1$


$$g_0 = B_0 \oplus B_1$$

$B_0 \overline{B}_1$	00	01	11	10
0	0	1	1	0
1	1	0	0	1





## Multiplexer [MUX]

117



→ n is number of selection lines.



→ MUX IC's → MSI Scale IC's.

### Advantages

- 1] Complexity is less
- 2] Cost is less
- 3] Less wiring.

### Applications

- 1] Data Selector
- 2] Switch
- 3] Combinational Circuits.

### Types → $[2^n \times 1]$ MUX

$$\underline{[2 \times 1] \text{ MUX}} \quad n=1$$

$$\underline{[4 \times 1] \text{ MUX}} \quad n=2$$

$$\underline{[8 \times 1] \text{ MUX}} \quad n=3$$

$$\underline{[16 \times 1] \text{ MUX}} \quad n=4$$


$$\underline{[32 \times 1] \text{ MUX}} \quad n=5$$

# 2 × 1 Multiplexer 118

→  $[2^n \times 1]$  MUX

→  $n=1$ , 1 selection line


→ 2 Inputs, 1 output.



E	S	Y
0	X	0
1	0	$I_0$
1	1	$I_1$

$$Y = I_0 \bar{S} E + I_1 S E$$

$$Y = E [I_0 \bar{S} + I_1 S]$$




4x1 MUX

119


→  $[2^n \times 1]$  MUX

⇒  $n=2$ , 2 Selection lines.



E	S <sub>1</sub>	S <sub>0</sub>	Y
0	X	X	0
1	0	0	I <sub>0</sub>
1	0	1	I <sub>1</sub>
1	1	0	I <sub>2</sub>
1	1	1	I <sub>3</sub>

$$Y = E \cdot [ \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3 ]$$




4x1 MUX

119


→  $[2^n \times 1]$  MUX

⇒  $n = 2$ , 2 Selection lines.



E	S <sub>1</sub>	S <sub>0</sub>	Y
0	X	X	0
1	0	0	I <sub>0</sub>
1	0	1	I <sub>1</sub>
1	1	0	I <sub>2</sub>
1	1	1	I <sub>3</sub>


$$Y = E \cdot [ \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3 ]$$



8 X 1 MUX 120


→ [2<sup>n</sup> X 1] MUX

→ n = 3, 3 selection lines.



E	A	B	C	Y
0	x	x	x	0
1	0	0	0	I <sub>0</sub>
1	0	0	1	I <sub>1</sub>
1	0	1	0	I <sub>2</sub>
1	0	1	1	I <sub>3</sub>
1	1	0	0	I <sub>4</sub>
1	1	0	1	I <sub>5</sub>
1	1	1	0	I <sub>6</sub>
1	1	1	1	I <sub>7</sub>


$$Y = E \cdot (\bar{A}\bar{B}\bar{C}I_0 + \bar{A}\bar{B}CI_1 + \bar{A}BCI_2 + ABCI_3 + A\bar{B}\bar{C}I_4 + A\bar{B}CI_5 + AB\bar{C}I_6 + ABCI_7)$$



# MUX Tree

12

→ MUX Tree is used to obtain higher order MUX using Lower Order MUX.



1] How many 4x1 MUX is req'd to make 32x1 MUX.

$$\begin{aligned}
 \frac{32}{4} &= \frac{8}{1} \\
 &\quad = 8 + 2 + 1 \\
 &\quad = 11 \\
 \frac{8}{4} &= \frac{2}{1} \\
 \frac{2}{4} &= \frac{0.5}{1} < 1
 \end{aligned}$$

2] How many 2x1 MUX is req'd to get 64x1 MUX.

$$\begin{aligned}
 \frac{64}{2} &= \frac{32}{1} \\
 &\quad = 32 + 16 + 8 + 4 + 2 + 1 \\
 &\quad = 63 \\
 \frac{32}{2} &= \frac{16}{1} \\
 \frac{16}{2} &= \frac{8}{1} \\
 \frac{8}{2} &= \frac{4}{1} \\
 \frac{4}{2} &= \frac{2}{1} \\
 \frac{2}{2} &= \frac{1}{1}
 \end{aligned}$$

$$\begin{aligned}
 \frac{64}{8} &= \frac{8}{1} \\
 &\quad = 8 + 1 \\
 &\quad = 9
 \end{aligned}$$


3] How many 8x1 MUX  
req'd to get 64x1 MUX.

Design 4x1 MUX using 2x1 MUX. 122

→ 1<sup>st</sup> find, How many 2x1 MUX req'd to get 4x1 MUX.

$$\begin{array}{rcl} \frac{4}{2} & = & 2 \\ & & \boxed{1} \\ \frac{2}{2} & = & 1 \\ & & \boxed{1} \end{array}$$
$$= 2 + 1$$
$$= 3$$

$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$




Design 8x1 MUX using 2x1 MUX 123

→ 1<sup>st</sup> Find, How many 2x1 MUX is req'd to get 8x1 MUX

$$\begin{array}{rcl} \frac{8}{2} & = & 4 \\ \hline \frac{4}{2} & = & 2 \\ \hline \frac{2}{2} & = & 1 \end{array}$$
$$= 4 + 2 + 1$$
$$= 7$$

$S_2$	$S_1$	$S_0$	$\gamma$
0	0	0	$I_0$
0	0	1	$I_1$
0	1	0	$I_2$
0	1	1	$I_3$
1	0	0	$I_4$
1	0	1	$I_5$
1	1	0	$I_6$
1	1	1	$I_7$



$8 \times 1$  MUX using  $4 \times 1$  MUX 12h

→ 1<sup>st</sup> step is to find, How many  $4 \times 1$  MUX is req'd to get  $8 \times 1$  MUX

$$\frac{8}{4} = 2$$



$$\frac{2}{4} = 0.5 < 1$$

$$= 2 + 0.5$$

$$= 2.5$$


= 3 [without Additional gates]

$S_2$	$S_1$	$S_0$	$Y$
0	0	0	I <sub>0</sub>
0	0	1	I <sub>1</sub>
0	1	0	I <sub>2</sub>
0	1	1	I <sub>3</sub>
1	0	0	I <sub>4</sub>
1	0	1	I <sub>5</sub>
1	1	0	I <sub>6</sub>
1	1	1	I <sub>7</sub>




# SOP Implementation by MUX 125


Function  $F(A, B, C, D) = \sum_m(0, 2, 6, 7, 11, 13)$  make it by 4x1 MUX.




$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$



Function  $F(A, B, C, D) = \sum_m(1, 4, 6, 8, 9, 13, 14)$  make it by 4x1 MUX.



$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$




# Full Adder by 2x1 mux

127

$x$	$y$	$z$	$s$	$c_0$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$S$	$X \cdot Y$	00	01	11	10
0	0	0	1	1	1
1	1	1	1	0	0

$$\begin{array}{c|cc}
 S_0 & Y = X \oplus Y \\
 \hline
 0 & I_0 = \bar{X}Y + X\bar{Y} \\
 1 & I_1 = \bar{X}\bar{Y} + XY \\
 \end{array}
 = \overline{X \oplus Y}$$



$C_0$	$X \cdot Y$	00	01	11	10
0	0	0	1	1	1
1	1	1	1	0	0

$$\begin{aligned}
 I_0 &= X \cdot Y \\
 I_1 &= Y + X
 \end{aligned}$$




# Full Adder by 2x1 MUX

127

X	Y	Z	S	C <sub>0</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

S	X <sub>1</sub>	X <sub>0</sub>	00	01	11	10
0	0	0	0	1	1	1
1	1	0	1	1	1	0


$$\begin{array}{l|l}
S_0 & Y = X \oplus Y \\
0 & I_0 = \bar{X}Y + X\bar{Y} \\
1 & I_1 = \bar{X}Y + XY \\
& = \bar{X} \oplus Y
\end{array}$$



C <sub>0</sub>	X <sub>1</sub>	Z	00	01	11	10
0	0	0	0	1	1	1
1	1	1	1	1	1	0

$I_0 = X \cdot Y$

$I_1 = Y + X$




# Full Adder using 4x1 MUX


X	Y	Z	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

C	X <sub>7</sub>	z	00	01	11	10
0	0	0				
1	0	1	1	1	1	1





S	X <sub>7</sub>	z	00	01	11	10
0	0	0	1	1	1	1
1	0	1	1	1	1	1




$S_1, S_0$	$Y = S$
0 0	$I_0 = Z$
0 1	$I_1 = \bar{Z}$
1 0	$I_2 = \bar{Z}$
1 1	$I_3 = Z$



# Boolean function from multiplexor circuit 128




1)




$$\begin{aligned}
 F &= \overline{A}\overline{B} \cdot 0 + \overline{A}B \cdot 1 + A\overline{B} \cdot 1 + AB \cdot 0 \\
 &= \overline{A}B + A\overline{B} \\
 &= A \oplus B \quad [\text{XOR gate}]
 \end{aligned}$$

2)



$$\begin{aligned}
 F &= \overline{A}\overline{B} \cdot 0 + \overline{A}B \cdot 0 + A\overline{B} \cdot 0 + AB \cdot 1 \\
 &= A \cdot B \\
 &= [ \text{AND gate} ]
 \end{aligned}$$


3)




$$\begin{aligned}
 F &= \overline{A}\overline{B} \cdot 1 + \overline{A}B \cdot 0 + A\overline{B} \cdot 0 + AB \cdot 0 \\
 &= \overline{A}\overline{B} \\
 &= (\overline{A} + \overline{B}) \quad [\text{NOR gate}]
 \end{aligned}$$

# Examples based on Multiplexor

13-2



$$\begin{aligned}
 F &= \overline{\overline{A}\overline{B}} \cdot 0 + \overline{A}\overline{B} \cdot B + A\overline{B} (A\overline{B} + \overline{A}B) \\
 &\quad + AB \cdot 0 \\
 &= \overline{A}\overline{B} + A\overline{B}A\overline{B} + A\overline{B}\overline{A}B \\
 &= \overline{A}\overline{B} + A\overline{B} + 0 \\
 &= \overline{A}\overline{B} + A\overline{B} \\
 &= A \oplus B
 \end{aligned}$$




$$\begin{aligned}
 F &= \overline{A}\overline{B} \cdot B + \overline{A}B \cdot (A+B) + A\overline{B} \cdot A + AB \cdot AB \\
 &= 0 + \overline{A}BA + \overline{A}BB + A\overline{B} + AB \\
 &= \frac{\overline{A}B}{1} + \frac{A\overline{B}}{2} + \frac{AB}{3} \\
 &= \Sigma_m [1, 2, 3] \\
 &= [0, 1, 2, 3] \\
 &= \Pi_m [0]
 \end{aligned}$$

↳ Function  $F(A, B, C, D)$  can be expressed as

- ✓ 9)  $\Sigma_m (3, 8, 9, 10)$   
 b)  $\Sigma_m (3, 8, 10, 14)$   
 c)  $\Pi (0, 1, 2, 4, 5, 6, 7, 11, 12, 13, 15)$   
 d)  $\Pi (0, 1, 2, 4, 5, 6, 7, 10, 12, 13, 15)$

$$\begin{aligned}
 F &= \overline{\underline{ABC}} \cdot 0 + \overline{A} \overline{B} C \cdot D + \overline{A} \underline{B} \overline{C} \cdot 0 + \overline{A} \underline{B} C \cdot 0 + \\
 &\quad A \overline{B} \overline{C} \cdot 1 + A \overline{B} C \cdot \overline{D} + \underline{A B \overline{C}} \cdot 0 + \underline{A B C} \cdot 0 \\
 &= \frac{\overline{A} \overline{B} C D}{0011} + \frac{\overline{A} \overline{B} \overline{C}}{1000} + \frac{\overline{A} \overline{B} C \overline{D}}{1010} \\
 &= \Sigma_m(3, 8, 9, 10)
 \end{aligned}$$



2] Find the correct statements.


## A Multiplexer.

- q) Selects one of many inputs and transmits on single output.
  - b) Routes the data from single input to many of outputs.
  - c) It converts Parallel data to Serial data
  - d) is a Combinational Circuit.

3) If function  $g = ac + b\bar{c}$  then find the output f

- (c)  $\underline{x}\bar{y} + \underline{E}\bar{x}y$

$$- g = \bar{c}a + cb \times$$
$$- g_2 \bar{c}b + ca \checkmark$$



$$F_1 = \bar{x}E + x_0 \quad | \quad \rightarrow F = \bar{y}x + yF_1$$

$$= \bar{x}E - \bar{y}x + y\bar{x}E$$

# Coincidence Logic 132

- To get coincidence logic following Cond<sup>n</sup> should get satisfied.

Cond.<sup>n</sup> ① Inputs terminals  $\geq 2$ , Output terminal = 1

Cond.<sup>n</sup> ② If all  $V_p$ 's = 0, O/P = 1


If all  $V_p$ 's = 1, O/P = 1

e.g. Two terminal XNOR gate.




A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

e.g.




## Demultiplexer and 1 to 2 Demultiplexer | 33

- It is having reverse operation to that of multiplexer.
- Basic form of Demultiplexer is  $[1 \times 2^n]$  Demux.
- Demultiplexer is said to Parallel converter.




$[n = \text{No of selection lines}]$



- 1 to 2 Demultiplexer

-  $[1 \times 2^n]$

-  $n = 1$




E	S	$y_0$	$y_1$
0	X	0	0
1	0	I	0
1	1	0	I

$$- y_0 = I E \bar{S}$$

$$y_1 = I E S$$

### Applications


- Data Distribution
- Serial to parallel converter.
- One to many convert.




1 to 4 Demultiplexer | 34  
 ↑      ↑  
 1 Input    4 Outputs.

→  $[1 \times 2^n]$  Demux

→  $n=2$ , Selection lines.



E	S <sub>1</sub>	S <sub>0</sub>	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1



$$Y_0 = I E \bar{S}_1 \bar{S}_0$$

$$Y_1 = I E \bar{S}_1 S_0$$

$$Y_2 = I E S_1 \bar{S}_0$$


$$Y_3 = I E S_1 S_0$$

$\frac{1}{\uparrow}$  to  $\frac{8}{\uparrow}$  Demultiplexer 135


1 Input 8 Outputs.

$\rightarrow [1 \times 2^n]$  DeMUX

$\rightarrow n = 3$ , Selection lines.



E	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	Y <sub>5</sub>	Y <sub>6</sub>	Y <sub>7</sub>
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1



Full Subtractor using 1:8 DeMUX. 136

(A - B - Bin)


	A	B	Bin	D	$B_o$
$m_0$	0	0	0	0	0
$m_1$	0	0	1	1	1
$m_2$	0	1	0	1	1
$m_3$	0	1	1	0	1
$m_4$	1	0	0	1	0
$m_5$	1	0	1	0	0
$m_6$	1	1	0	0	0
$m_7$	1	1	1	1	1

$$\rightarrow D = \sum m(1, 2, 4, 7)$$



$$B_o = \sum m(1, 2, 3, 7)$$

1 Input  $\uparrow$  8 outputs  $\rightarrow [1 \times 2^n]$  Demux.  
 $\rightarrow n = 3$ , select 3 lines.

$s_2$	$s_1$	$s_0$	$y_0$	$y_1$	$y_2$	$y_3$	$y_4$	$y_5$	$y_6$	$y_7$
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	1	1	1	1	1	1	1



# DeMUX as Decoder 137




→ If  $I = 1$

→  $s_1 s_0 = I_0 I_1$

Engineering Funda

Implementation of boolean expression using Demux. 138

Implement  $f(A, B, C) = \sum_m(1, 3, 6, 7)$  using  $1 \times 8$  Demux.



- Implement  $f(A, B, C) = AB + B\bar{A} + C$  using  $1 \times 8$  Demux

AB	C			f
	00	01	11	
0	0	12	16	4
1	11	13	17	15

$$f(A, B, C) = \sum_m(1, 2, 3, 5, 6, 7)$$

- If  $y = \frac{AB}{3} + \frac{\bar{A}\bar{B}}{0}$ , Implement using  $1 \times 4$  Demux

$$\rightarrow y = \sum_m(0, 3)$$

