

UNIT-II

Gate Level Minimization

Gate-level minimization is the design task of finding an optimal gate-level implementation of the Boolean functions describing a digital circuit.

The Map Method : The complexity of digital logic gates that implement a boolean function is directly related to the complexity of the algebraic expression from which the function is implemented. The true table representation of a function is unique - when it is expressed algebraically it can appear in many different, but equivalent forms. The map method provides a simple, straight forward procedure for minimizing boolean functions. This method may be regarded as a pictorial form of a truth table. The map method is also known as the Karnaugh map (or) K-map. It was introduced by a telecom engineer Maurice Karnaugh at Bell Labs in 1953.


A K-map is a diagram made up of squares which each square representing one minterm of the function that is to be minimized. Since any boolean function can be expressed as a sum of minterms.

It follows that a Boolean function is recognized graphically in the map from the area enclosed by the squares whose minterms are included in the function. The map provides a visual diagram of all possible ways a function may be expressed in standard form. By recognizing various patterns, the user can derive alternative algebraic expressions for the same function, from which the simplest can be selected.

The simplified expressions produced by the map are always in one of the two standard forms, sum of products or product of sums. It will be assumed that the simplest algebraic expression is an algebraic expression with a minimum number of terms and with the smallest possible number of literals in each term. This expression produces a circuit diagram with a minimum number of gates and the minimum number of inputs to each gate.

Two-variable K-map:

In the two-variable map there are four minterms for two variables. Hence the map consists of four squares, one for each minterm.



0	1
0	0
1	0
1	1

The possible minterms with 2 variables (x and y) are $\bar{x}\bar{y}$, $\bar{x}y'$, $x'y$ and xy' .

$\bar{x}y$	0	1
0	$\bar{x}y'$	$x'y$
1	$\bar{x}y$	xy'

When we are simplifying a boolean function equation using Karnaugh map, we represent the each cell of K-map containing the conjunction term with y .

After that we group the adjacent cells with possible size as 2 or 4. In case of large K-maps we can group the variables in large size like 8 or 16.

The group of variables should be in rectangular shape, that means the groups must be formed by combining adjacent cells either vertically or horizontally.


Eg. Simplify the given two variable Boolean equation by using K-map

$$F = \cancel{x'y}x'y' + x'y + x'y'$$

	$x'y$	y'	
	$x'y$	0	1
x'	0	1	1
x	1	1	

$$F = x'y + y'$$

Eg. $F(x,y) = \Sigma(1, 3)$



Three variable K-map


For a 3-variable Boolean function, There is a possibility of 8 output minterms.

x^2	00	01	11	10
x	0	1	3	2
0	$x'y'z'$	$x'y'z$	$x'yz$	$x'yz'$
1	$x'y'z'$	$x'y'z$	$x'yz$	$x'yz'$

The map consist of eight squares. Note that the minterms are arranged not in the binary sequence but in a sequence similar to the Gray Code. The characteristics of this sequence is that only one bit changes in value from one adjacent column to next.

→ Simplify The boolean function


$$F(x_1, y, z) = \Sigma(2, 3, 4, 5) = m_2 + m_3 + m_4 + m_5$$




$$F(x_1, y, z) = x_1'y + x_1'y'$$

Eg: Simplify the Boolean function

$$F(x,y,z) = \Sigma(0,2,3,6,7)$$



Q:- $F(x,y,z) = \Sigma(3,4,6,7)$



$$F = \cancel{x}y'z + xz'$$

Simplify the Boolean function

$$f(x,y,z) = \Sigma(0,2,4,5,6)$$

$$F = \cancel{x}y'z + x'z + x'y + x'y'z + yz$$

1008 Variable K-map :-

There are 16 Possible minterms in case of
a 4-variable Boolean function

		wz			
		00	01	11	10
00		0	1	3	2
00	wz'4z'	wz'4z	wz'4z	wz'4z	wz'4z
01	4	5	7	6	wz'4z'
11	wz'4z'	wz'4z	wz'4z	wz'4z'	14
10	8	9	wz'4z	wz'4z	wz'4z

- one square represent one minterm, giving a term with four literals
- Two adjacent squares represent a term with Three literals
- four adjacent squares represent a term with Two literals
- Eight adjacent squares represent a term with one literal
- sixteen adjacent squares produce a function that is always equal to 1.

$$f(w, x, y, z) = \Sigma(0, 1, 2, 5, 7, 8, 10, 13, 14)$$

	00	01	11	10
wx	0	1	3	2
w'x'y'	00	1		
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10
x'z				
x'z'				

$$xz + x'z' + w'x'y'$$

$$F(w, x, y, z) = \Sigma(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$$

$$F = A'B'C' + B'C'D' + \cancel{A'B'C'D} + AB'C'$$

5. Variable K-Map :-

Maps for more than four variables are not as simple to use as maps for four or fewer variables. A five variable map needs 32 squares and a six-variable map needs 64 squares. When the number of variables become large, the number of squares become excessive and the geometry for combining adjacent squares becomes more involved.

The five variable map consists of two four-variable maps with variables A, B, C, D, and E. Variable A distinguishes between the two maps as indicated.

The left hand four-variable map represents the 16 squares in which $A=0$. Minterms 0 through 15 belongs with $A=0$, and minterms 16 through 31 belongs with $A=1$. Each four-variable map retains the previously defined adjacency when taken separately. In addition each square in the $A=0$ map is adjacent to the corresponding square in the $A=1$ map. For example minterm 4 is adjacent to minterm 20 and minterm 15 to 31. The best way to visualize this new rule for adjacent square is to consider the two half maps as being one on top of the other. Any two squares that fall one over the other are considered adjacent.

$$A = 0$$

		DE		BC		
		00	01	11	10	
		00	0	1	3	2
		01	4	5	7	6
		11	12	13	15	14
		10	8	9	11	10

$$A = 1$$

		DE		BC		
		00	01	11	10	
		00	16	17	19	18
		01	20	21	23	22
		11	28	29	31	30
		10	24	25	27	26

Eg:- $F(A, B, C, D, E) = \Sigma(0, 1, 2, 4, 5, 6, 9, 12, 16, 18, 19, 20, 22, 28, 31)$

$$A = 0$$

		DE		BC	
		00	01	11	10
1	0	0	1	3	2
1	4	1	5	7	6
1	2	13	15	14	
1	8	9	11	10	

$$A = 1$$

		DE		BC		ABCD	
		00	01	11	10	00	01
1	16	17	19	18			
1	20	21	23	22			
1	28	29	31	30			
1	24	25	27	26			

$B'E'$

$$A'B'C'D'E + ABCDE + A'B'D' + B'E' + A'B'C'D + CD'E'$$

$$f = \Sigma (0, 1, 4, 5, 8, 9, 10, 11, 16, 17, 19, 20, 21, 23, 27, 31)$$

$A=0$

		DE	00	01	11	10
		BC	00	01	11	10
		00	1	1	3	2
		01	4	5	7	6
		11	12	13	15	14
		10	8	9	11	10
		1	1	1	1	1

$A=1$

		DE	00	01	11	10
		BC	00	01	11	10
		00	16	17	19	18
		01	20	21	23	22
		11	28	29	31	30
		10	24	25	27	26

$$f = B'D' + A'BC' + ADE$$

$$\rightarrow F(A, B, C, D, E) = \Sigma (0, 2, 4, 6, 9, 13, 21, 23, 25, 29, 31)$$

$A=0$

		DE	00	01	11	10
		BC	00	01	11	10
		00	0	1	3	2
		01	1	4	5	6
		11	0	13	15	14
		10	8	7	11	10

$A=1$

		DE	00	01	11	10
		BC	00	01	11	10
		00	16	17	19	18
		01	20	21	23	22
		11	28	29	31	30
		10	24	25	27	26

$$A'B'C'E' + A'B'D'E + A\cancel{C}E + ABD\cancel{E}$$

$$A'B'C'E' + BD'E(A+A') + ACE$$

$$A'B'C'E' + BD'E + ACE$$

Product of Sums Simplification

The procedure for obtaining a minimized function in Product-of-Sums form follows from the basic properties of Boolean function. The 1's placed in the squares of the map represents the minterms of the function. The minterms not included in the standard sum of products form of a function denote the complement of a function is represented in the map by the squares not marked by 1's. If we mark the empty squares by 0's and combine them into valid adjacent squares, we obtain a simplified sum-of-products expression of the complement of the function. The complement of F' gives us back the function F in Product of sums form.

→ Simplify the following Boolean function into

a) sum of Product form

b) Product of sum form


$$F(A, B, C, D) = \Sigma(0, 1, 2, 5, 8, 9, 10)$$

AB	CD	00	01	11	10
00		0	1	0	1
01		0	1	0	0
11		0	0	0	0
10		1	0	1	1


$$F_1 = B'C' + B'D' + A'C'D \quad (\text{Sum of Products})$$

$$F_1' = AB + CD + \cancel{A'B'D'} + BD'$$

$$F_2 = (A' + B') \oplus (C' + D') \oplus (B' + D)$$



$$\textcircled{a} \quad F_1 = B'D' + B'C' + A'C'D$$



Don't Care Conditions

The logical sum of the minterms associated with a Boolean function specifies the conditions under which the function is equal to 1. The function is equal to zero for the rest of minterms. This pair of conditions assumes that all the combinations of the values for the variables of the function are valid. In some applications the function is not specified for certain combinations of the variables.

The four bit binary code for the decimal digits has six combinations of the variables that are not used. Consequently, are considered to be unspecified. Functions that have unspecified outputs for some input combinations are called incompletely specified functions. In most applications we simply don't care what value is assumed by the function for the unspecified minterms. For this reason, it is customary to call the unspecified minterms of a function "don't care conditions". These don't care conditions can be used on a map to provide further simplification of Boolean function.

A don't Care Condition's minterm cannot be marked with a 1 in the map

A don't Care minterm is a combination of variables who's logical value is not specified. such a minterm cannot be marked with a 1 in the map because it would required that the function always be a 1 for such a combination. putting a 0 on the square requires the function to be '0'.

To distinguish the don't care condition from 1's and 0's an 'X' is used. an X inside a square in the map indicates that we don't care whether the value of 0 or 1 is assigned to F for the particular minterm.

simplify the boolean function

$$F(w_1, w_2, y, z) = \Sigma(1, 3, 7, 11, 15)$$

which has don't care conditions

$$d(w_1, w_2, y, z) = \Sigma(0, 2, 5)$$

Don't Care conditions

$wz \backslash yz$	00	01	11	10
00	X ⁰	1	1	X ²
01	0 ⁴	X ⁵	1	0 ⁶
11	0 ⁸	0 ¹³	1 ¹⁵	0 ¹⁴
10	0 ⁹	1 ¹¹	1 ¹⁰	0

$wz \backslash yz$	00	01	11	10
00	X ⁰	1	1	X ²
01	0 ⁴	X ⁵	1 ⁷	0 ⁶
11	0 ¹²	1 ¹³	1 ¹⁵	0 ¹⁴
10	0 ⁸	1 ⁹	1 ¹¹	0 ¹⁰

$$F = yz + w'x'$$

$$F = yz + w'z'$$

→ Simplify the boolean function

$$F(w, x, y, z) = E(1, 3, 10) + \Sigma_d(0, 2, 8, 12)$$


$wz \backslash yz$	00	01	11	10
00	X ⁰	1	1	X ²
01	4	5	7	6
11	X			
10	X ⁸	9	11	10

$$w'x' + x'z'$$

Combinational Circuits

A combinational circuit consists of an interconnection of logic gates, combinational logic gates, meant to take values of the signal at their inputs and produce the value of the output signal, transforming binary information from the given input data to a required output data.

The circuits do not make use of any memory or storage device. Output depends upon combination of input variables.



It can have n number of inputs and m number of outputs.

e.g.: (i) adders & subtractors

Comparators

(ii) Decoders

ROM

3) MUX

PLA (Programmable Logic Array)

Code Converters

PAL (Programmable Array Logic)


In many applications, the source and destination are storage registers. If the registers are included with the combinational gates, then the total circuit must be considered to be a sequential circuit.

Analysis Procedure:

The analysis of a combinational circuits require that we determine the function that the circuit implements. This task starts with a given logic diagram and culminates with a set of Boolean functions, a truth table or an explanation of the circuit operation.

In the analysis is to make sure that the given circuit is combinational and not sequential.

The diagram of a combinational circuit has logic gates with no feedback paths or memory elements. A feedback path is a connection from the output of one gate to the input to the second gate whose output forms part of the input to the first gate.



Logic diagram of analysis

The analysis of the combinational circuit illustrates the proposed procedure we note that the circuit has three binary inputs A, B and C and two binary outputs F_1 and F_2 . The outputs of various gates are labeled with intermediate symbols. The outputs of gates that are a function only of input variables are T_1 and T_2 . Output F_2 can easily be derived from the input variables. The Boolean function for these three outputs are

$$F_2 = AB + AC + BC$$

$$T_1 = A + B + C$$

$$T_2 = ABC$$

Next we consider output of gates that are a function of already defined symbols.

$$T_3 = f_2' T_1$$

$$F_1 = T_3 + T_2$$

To obtain F_1 as a function of A, B and C we form a series of substitutions.

$$\begin{aligned}
 F_1 &= T_3 + T_2 = F_2' T_1 + ABC = (AB + AC + BC)' (A + B + C) + ABC \\
 &= (A' + B') (A' + C') (B' + C') (A + B + C) + ABC \\
 &\quad \underline{=} (A' + B'C') (AB' + AC' + BC' + B'C) + ABC \\
 &\quad \text{Theorem} \quad = A'BC' + A'B'C + AB'C' + ABC
 \end{aligned}$$

If we want to pursue the investigation and solve
the information transformation task achieved by the

Circuit, we can draw the circuit from the derived Boolean
expressions and try to recognize a familiar operation.

The derivation of the truth table for a circuit is
a straight forward process once the output Boolean function
are known. To obtain the truth table directly from the
logical diagram without going through the derivation of
the Boolean function.

A	B	C	F_2	F_2'	T_1	T_2	T_3	F_1
0	0	0	0	1	0	0	0	0
0	0	1	0	1	1	0	1	1
0	1	0	0	1	1	0	1	1
0	1	1	1	0	1	0	0	0
1	0	0	0	1	1	0	1	1
1	0	1	1	0	1	0	0	0
1	1	0	1	0	1	0	0	0
1	1	1	1	0	1	1	0	1

Design Procedure:

The Design Combinational Circuit starts from the specification of the design objective and culminates in a logic circuit diagram or a set of Boolean functions from which the logic diagram can be obtained. The procedure involves the following steps:

1. From the specifications of the circuit, determine the required number of inputs and outputs and assign a symbol to each.
2. Define the truth table that defines the required relationship between inputs and outputs.
3. Obtain the simplified Boolean function for each output as a function of input variables.
4. Draw the logic diagram and verify the correctness of the design.

A truth table for a combinational circuit consists of input columns & output columns. The input columns are obtained from the 2^n binary numbers for the n input variables. The binary values for the outputs are determined from the stated specifications. The output specification functions specified in the true table give the exact definition of the combinational circuit. It is important that the verbal specifications be interpreted correctly in the true table as they are often incomplete and any wrong interpretation may result in an incorrect true table.

The output binary functions listed in the truth table are simplified by any available method, such as algebraic manipulation, the map method or a computer based simplification program. There is a verity of simplified expression from which to choose. A practical design must consider such constraints as the number of gates, number of inputs to a gate, propagation time of the signal through the gate, number of interconnections, limitations of the driving capability of each gate and various other criteria that must be taken into consideration when design integrated circuits. The importance of each constraint is dictated by the particular application, it is difficult to make a general statement about what constitutes an acceptable implementation.

Design steps for a Combinational Circuit:

- Observe the problem definition
- Determine the required input & output variables
- Assign letters (or) symbols to the input variables
- Make truth table that defines required relationship
- Determine the simplified Boolean expression using K-map
- Draw logic diagram


Q. Design a combinational circuit with two inputs

which produce output as logic 0 when any one input is one.


→ i/p - A, B o/p - Y

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

K-MAP



$$Y = A'B' \text{ (Boolean expression)}$$



The availability of a large variety of codes for the same discrete elements of information results in the use of different codes by different digital systems. It is sometimes necessary to use the output of one system as the input to another.

A conversion circuit must be inserted between the two systems if each uses different codes for the same information. A code converter is a circuit that makes the two systems compatible even though each uses a different binary code.

To convert from binary Code A to binary Code B, the input lines must supply the bit combination of elements as specified by Code A and the output lines must generate the corresponding bit combination of Code B. A combinational circuit performs this transformation by means of logic gates.

The design procedure will be illustrated by example that convert BCD to the excess-3 code for the decimal digits.

Input BCD

Output (Three 3 Cards)

A	B	C	D	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	1	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

BCD inputs are A, B, C, D and outputs of

Excess-3 is w, x, y, z. The four binary variables have

16 bit Combinations but only 10 are listed in the true table.

The six bit Combinations not listed for the input variables

are don't care Combinations. These values have no meaning
in BCD and we assume that they will never occur

in actual operation of the circuit.

The maps are plotted to obtain simplified Boolean functions for the outputs. Each one of the four maps represents one of the four O/P of the circuits as a function of the four input variables. The 1's marked inside the squares are obtained from the minterms that make the output equal to 1. The 1's are obtained from the minterms true table by going over the output columns one at a time.

The column under output Z has five 1's. Therefore the map for Z has five 1's. There are six minterms that make Z equal to 1. The size don't are minterms 10 through 15 are marked with an X.

A two level logic diagram for each output may be obtained directly from the Boolean expression derived from the maps.

w.

		CD	00	01	11	10
		AB	00	01	11	10
AB	CD	00	0	1	3	2
00	00	0	1	3	2	6
01	01	4	5	7	1	6
11	11	X	X	X	X	X
10	10	8	9	11	10	10

		CD	00	01	11	10
		AB	00	01	11	10
AB	CD	00	0	1	3	2
00	00	0	1	3	1	6
01	01	1	4	5	7	1
11	11	12	13	15	16	14
10	10	9	1	(X)	X	10

$$w = A + BC + BD$$

$$x = B'C + B'D + BC'D$$

y

		CD	00	01	11	10
		AB	00	01	11	10
AB	CD	00	0	1	3	2
00	00	1	4	5	7	6
01	01	12	13	15	14	
11	11	X	X	X	X	
10	10	8	9	11	10	

		CD	00	01	11	10
		AB	00	01	11	10
AB	CD	00	1	0	3	2
00	00	1	4	5	7	6
01	01	12	13	15	14	
11	11	X	X	X	X	
10	10	8	9	11	10	

$$y = C'D' + CD$$

$$z = D'$$

$$w = A + B(C+D)$$

$$x = B'(C+D) + BC'D'$$

$$= B'(C+D) + B(Z+D)'$$


$$y = CD + (C+D)'$$

$$z = D'$$

The logic diagram that implements these expressions that

The OR gate whose output is C+D has been used to implement partially each of three o/p's

Not counting input inverters, the implementation in sum of products form requires seven AND gates and 3 OR gates. The implementation requires four AND gates, 4 OR gates and one inverter.




Binary Adder-Subtractor

Digital Computers perform a variety of information-processing tasks. Among the functions encountered are the various arithmetic operations. The most basic arithmetic operations is the addition of two binary digits. This simple addition consists of four possible elementary operation: $0+0=0$ $0+1=1$ $1+0=1$ and $1+1=10$. The first three operations produce a sum of one digit but when both augend and addend bits are equal to 1. The binary sum consist of two digits. The higher significant of this result is called Gray. When augend and addend numbers contain more significant digits, the Gray obtained from the addition of the two bits added to the next higher order pair of significant bits. A combinational circuit that performs the addition of two bits is called half adder. One that perform the addition of three bits is full adder.

A binary adder-subtractor is a combinational circuit that performs the arithmetic operations of addition and subtraction with binary number.


Half adder :-

An adder is a digital logic circuit in electronics that implements addition of numbers. The half adder circuit has two inputs A and B which add two input digits and generate a carry and sum. In the half adder the circuit needs two binary inputs and two binary outputs. The input variables designate the augend and addend bits. The output variables produce sum and carry we assign symbols x and y to the two inputs and S (for sum) and C (for carry) to the outputs.



Block diagram of Half adder.

x	y	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



Half adder

$$S = x'y' + x'y = x \oplus y$$


$$C = xy$$

Full adder:

Addition of n-bit binary numbers requires use of a full adder, and the process of addition proceeds on a bit-by-bit basis right to left beginning with the least significant bit; addition at each position adds not only the respective bits of the words but must also consider a possible carry bit from addition at the previous position.

A full adder is a combinational circuit that forms the arithmetic sum of three bits. It consists of three inputs and two outputs. Two of the input variables, denoted by x and y , represent the two significant bits to be added.

The third input z represents the carry from the lower significant position. Two outputs are necessary because the arithmetic sum of three binary digits ranges in value from 0 to 3; binary representation of 0 or 3 needs two bits. The two outputs designated by the symbols S for sum and C for carry. The binary variable S gives the value of the least significant bit of the sum. The binary variable C gives the output carry formed by adding the input carry and the bits of the words.



X	Y	Z	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

		C =			
		00	01	11	10
0		0	1	3	2
1	0	4	5	7	6
1	1	8	9	11	10

$$C = \bar{x}z + \bar{x}y + yz$$



		S =			
		00	01	11	10
0		0	1	3	2
1	0	4	5	7	6
1	1	8	9	11	10

$$S = \bar{x}y'z + \bar{x}yz' + xy'z'$$

$$S = z(\bar{x}y + \bar{x}'y') + z'(x'y + x'y')$$

$$S = z'(x'y + x'y') + z(x'y + x'y)$$


$$S =$$



Binary Adder :-

A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adders connected in cascade with the output carry from each full adder connected to the input carry of the next full adder in the chain.

Addition of n -bit numbers requires a chain of n full adders or a chain of one half adder and $n-1$ full adders.



Four full adder circuits to provide a four bit ripple carry adder. The augend bits of A and the addend bits of B are designated by subscript number from right to left with subscript 0 denoting the least significant bit. The carries are connected in a chain through the full adders. The input carry to the adder is C_0 .

and it ripples through the full adders to the output Carry C_4 . The S output generates the required sum bits. An n-bit adder requires n full adders with each output Carry connected to the input Carry of the next higher order full adder.

$$A = 1011$$

$$0 \ 1 \ 1 \ 0 - C_i$$

$$B = 0011$$

$$1 \ 0 \ 1 \ 1 - A_0$$

$$C_i = 0110$$

$$\begin{array}{r} 0 \ 0 \ 1 \ 1 - B_0 \\ \hline \end{array}$$


$$\begin{array}{r} 1 \ 1 \ 1 \ 0 - S_0 \\ \hline \end{array}$$

$$0 \ 0 \ 1 \ 1 - C_{i+1}$$



Half Subtractor

A Half Subtractor and it has two inputs and two outputs. The two inputs x and y form the minuend and the subtrahend. D is the difference output and B is the borrow output.




x	y	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0



$$B = x'y$$



$$D = x \oplus y$$




$$D = x \oplus y$$

$$B = x'y$$

Full subtractor

A full subtractor has three inputs and two outputs. x , y , and z are the inputs to be subtracted, in which z represents borrow from the next stage. D and B are the outputs.



Block Diagram of Full subtractor

x	y	z	D	B	Notes
0	0	0	0	0	
0	0	1	1	1	
0	1	0	1	1	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	0	
1	1	0	0	0	
1	1	1	1	1	



D

	100	01	11	10
*	0	1	3	1
0	5	7		6
1	1		7	

$$D = x'y'z + x'y'z' + x'y'z + x'yz$$

	100	01	11	10
*	0	1	1	1
0	4	5	7	6
1			7	

$$B = z'z + x'y + yz$$



Binary Subtraction

The subtraction of unsigned binary numbers can be done most conveniently by means of Complement.

The subtraction $A - B$ can be done by taking the 2's complement of B and adding it to A . The 2's complement can be obtained by taking the 1's complement and adding 1 to least significant pair of bits.


The circuit for subtracting $A - B$ consists of an adder with inverters placed between each data input B and the corresponding input of the full adder. The input carry C_0 must be equal to 1 when subtraction performed.

The operation performed with A plus the 2's complement of B for unsigned numbers. That gives $A - B$ if $A \geq B$ or the 2's complement of $(B - A)$ if $A < B$ for signed numbers. The result is $A - B$.

The addition and subtraction operations can be combined into one circuit with one common binary adder by including an exclusive-OR gate with each full adder. A four bit adder-subtractor circuit is the mode input M controls the operation.

When $M = 0$ circuit is an adder and when $M = 1$ the circuit becomes a subtractor.

Each CMOA gate receives Input M and another
input of the identity operation $B\bar{B}C = B$. The four
adders receives the value of B. The Input Carry is
0 and the circuit performs $A + B$ when $M=1$,
we have $B\bar{B}1 = B^1$ and $C = 1$. The B inputs are all
complemented and a 1 is added through the
Input Carry. The circuit performs the operation $A + B$
to B's complement of B.



$$\begin{array}{r}
 A = 6 \quad 0110 \\
 B = 3 \quad 0011 \\
 \hline
 1001
 \end{array}$$

$$\begin{array}{r}
 A = 6 \quad 0110 \\
 B = 3 \quad 1101 \\
 \hline
 \times 0011 \\
 0011
 \end{array}$$

when two numbers with n digits each are added and the sum is a number occupying $n+1$ digits. We say that an overflow occurred. This is true for binary or decimal numbers, signed or unsigned. When the addition is performed in digital computers because the number of bits that hold the number is finite and a result that contain $n+1$ bits cannot be accommodated by an n -bit word.

The detection of an overflow after the addition of two binary numbers depends on whether the numbers are considered to be signed or unsigned. When two unsigned numbers are added an overflow is detected from the 'end carry' out of the most significant position. In the case of signed numbers, the left-most bit always represents the sign. and negative numbers are in 2's-complement form. When two signed numbers are added the signed bit is treated as the part of the number and the end carry does not indicate overflow.

An overflow cannot occur after an addition if one number is positive and the other is negative.

e.g. Two signed binary numbers, +70 and +80 are stored in two eight-bit registers. The range of numbers that each register can accommodate is from binary -127 to binary -128 since the sum of the two numbers is +150, it exceeds the capacity of an eight bit register. This is also true for -70 and -80.

Carry in

$$\begin{array}{r}
 +70 \quad 01000110 \\
 +80 \quad 01010000 \\
 \hline
 +150 \quad 10010110
 \end{array}
 \quad
 \begin{array}{r}
 -70 \quad 10111010 \\
 -80 \quad 10110000 \\
 \hline
 -150 \quad 01001010
 \end{array}$$

	70
2	35 - 0
1	17 - 1
2	8 - 1
9	4 - 0
2	2 - 0
	1 - 0

An overflow condition can be detected by observing the carry into its sign bit position and the carry out of the sign bit position. If these two carries are not equal an overflow has occurred.

The binary adder subtractor circuit with outputs C and V. If the two binary numbers are considered to be unsigned then the C bit detects a carry after addition or a borrow after subtraction. If the numbers are signed then the V bit detects an overflow if V=0 after addition or subtraction. Then no overflow occurred. The n-bit result is correct. If V=1 then the result of the operation contains n+1 bits but only the right most n bits of the numbers fit in the space available. So an overflow occurred.

Decimal adder

Computers that perform arithmetic operations directly in the decimal number system represent decimal numbers in binary coded form. A decimal adder requires a minimum of nine inputs and five outputs since four bits are required to code each decimal digit and the circuit must have an input and output carry. There is a wide variety of possible decimal adder circuits depending upon the code used to represent the decimal digits.

BCD Adder

BCD adder - a 4-bit binary adder that is capable of adding two 4-bit words having a BCD format. The result of the addition is a BCD-format 4-bit output word, representing the decimal sum of the addend and augend and a carry that is generated if this sum exceeds a decimal value of 9.

BCD is a system of writing numerals that assigns a four-digit binary code to each digit 0 through 9 in a decimal numeral. The four-bit BCD code for any particular single base-10 digit is its binary representation in binary notation.

A BCD 1-digit adder is a circuit that adds two BCD digits in parallel and also produces the sum digit in BCD along with the necessary correction logic. It can be seen that a 4-bit binary adder is used initially to add two BCD digits with carry input.

$s_4 \ s_3 \ s_2 \ s_1 \ y$

0 0 0 0 0

0 0 0 1 0

0 0 1 1 0

0 1 0 0 0

0 1 0 1 0

0 1 1 0 0

0 1 1 1 0

1 0 0 0 0

1 0 0 1 0

1 0 1 0 1

1 0 1 1 1

1 1 0 0 1


1 1 0 1 1

1 1 1 0 1

1 1 1 1 1

		$s_4 s_3$	$s_2 s_1$	
		00	01	11
		10		
00	00	2	1	3
01	01	4	5	7
11	11	12	13	15
10	10	8	9	11

$$Y = s_4 s_3 + s_4 s_2 \\ = s_4 (s_2 + s_3)$$




Block Diagram of a BCD Adder

Binary Multiplier

A Binary Multiplier is a combinational logic circuit or digital device used for multiplying two binary numbers. The two numbers are more specifically known as multiplicand and multiplier and the result is known as a product.

Multiplication of Binary numbers is performed in the same way as multiplication of Decimal numbers. The multiplicand is multiplied by each bit of the multiplier starting from least significant bit.





For example multiplication of two bit numbers The multiplicand bits are B_1 and B_0 multiplier bits are A_1 and A_0 and The Product is $C_3 C_2 C_1 C_0$. The first part is a product formed by multiplying $B_1 B_0$ by $A_1 A_0$. The multiplication of two bits such as A_0 and B_0 produces a 1 if both bits are 1. otherwise it produces 0. This is identical to an AND operation. The second partial product formed by multiplying $B_1 B_0$ with A_1 and shifting one position to the left. The two partial products are added with two half adder circuits. For J multiplier bits K multiplicand bits we need $(J \times K)$ AND gates and $(J-1)K$ -bit adders to produce $(J+K)$ bit product.

A Combinational Circuit binary multiplier with more bits can constructed in similar format. Consider a multiplier circuit that multiplies a binary number represented by four bits by a number represented by three bits. The multiplicand be represented by $B_3 B_2 B_1 B_0$ and the multiplier by $A_2 A_1 A_0$.

Since $J=4$ and $K=3$ we need

$$J \times K = 4 \times 3 = 12 \text{ AND Gates}$$


and two four bit adders, to produce a product of 7 bits.



Magnitude Comparator

The Comparison of two numbers is an operation that determines whether one number is greater than, less than or equal to the other number.

A magnitude Comparator is a combinational circuit that compares two numbers A and B and determines their relative magnitudes. The output of the Comparator is specified by three binary variables that indicates $A > B$, $A = B$, $A < B$.



1-bit Comparator:-

A	B	$A > B$	$A = B$	$A < B$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

A	B	0	1
0	0	1	0
1	0	1	1


$$G_1 = AB$$

A	B	0	1
0	0	1	1
1	0	1	1

$$E = \bar{A}\bar{B} + A\bar{B} = AC$$

A	B	0	1
0	0	1	1
1	0	1	1

$$L = \bar{A}B$$



2 bit Comparator :-

$$A = A_1 A_0$$

$$B = B_1 B_0$$

A_1	A_0	B_1	B_0	$A > B$	$A = B$	$A < B$
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	0	0	1
1	1	1	1	0	0	0

$A > B$

		B ₁ B ₀	00	01	11	10
		A ₁ A ₀	00	01	11	10
B ₁ B ₀	A ₁ A ₀	00	*	*	3	2
		01	4	5	7	6
B ₁ B ₀	A ₁ A ₀	11	12	13	15	14
		10	8	9	11	10

$$\begin{aligned}
 G &= A_1\bar{B}_1 + A_0\bar{B}_0(B_1 + A_1B_0) + A_1A_0\bar{B}_0 \\
 &= A_1\bar{B}_1 + A_0\bar{B}_0(B_1 + A_1B_0) \\
 &= A_1\bar{B}_1 + A_0\bar{B}_0(A_1 \odot B_1)
 \end{aligned}$$

$A = B$


		B ₁ B ₀	00	01	11	10
		A ₁ A ₀	00	01	11	10
B ₁ B ₀	A ₁ A ₀	00	0	1	3	2
		01	4	5	7	6
B ₁ B ₀	A ₁ A ₀	11	12	13	15	14
		10	8	9	11	10

$$\begin{aligned}
 E &= \bar{A}_1\bar{A}_0\bar{B}_1\bar{B}_0 + \bar{A}_1A_0\bar{B}_1B_0 + A_1A_0B_1B_0 + A_1\bar{A}_0B_1\bar{B}_0 \\
 &\Rightarrow (\bar{A}_1\odot B_1)(\bar{A}_0\odot B_0) \\
 &= \bar{A}_1\bar{B}_1(\bar{A}_0\bar{B}_0 + A_0B_0) + A_1B_1(A_0B_0 + \bar{A}_0\bar{B}_0) \\
 &= (\bar{A}_0\bar{B}_0 + A_0B_0)(A_1B_1 + \bar{A}_1\bar{B}_1) \\
 &= (A_0 \odot B_0)(A_1 \odot B_1)
 \end{aligned}$$

$A < B$

		B ₁ B ₀	00	01	11	10
		A ₁ A ₀	00	01	11	10
B ₁ B ₀	A ₁ A ₀	00	0	1	1	3
		01	4	5	1	6
B ₁ B ₀	A ₁ A ₀	11	12	13	15	14
		10	8	9	11	10

$$\begin{aligned}
 L &= \bar{A}_1B_1 + \bar{A}_1\bar{A}_0B_0 + \bar{A}_0B_1B_0 \\
 L &= \bar{A}_1B_1 + \bar{A}_0B_0(\bar{A}_1 + B_1) \\
 &\quad \bar{A}_1B_1 + \bar{A}_0B_0(A_1 \odot B_1)
 \end{aligned}$$



4-bit Comparator :-

$$G = A_3 \bar{B}_3 + A_2 \bar{B}_2 (A_3 \oplus B_3) + A_1 \bar{B}_1 (A_3 \oplus B_3)(A_2 \oplus B_2) +$$

$$A_0 \bar{B}_0 (A_3 \oplus B_3)(A_2 \oplus B_2)(A_1 \oplus B_1)$$

$$E = (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1)(A_0 \odot B_0)$$

$$L = \bar{A}_3 B_3 + \bar{A}_2 B_2 (A_3 \oplus B_3) + \bar{A}_1 B_1 (A_3 \oplus B_3)(A_2 \oplus B_2) +$$

$$\bar{A}_0 B_0 (A_3 \oplus B_3)(A_2 \oplus B_2)(A_1 \oplus B_1)$$