

RAM [Random Access Memory]

192

→ It is Volatile memory.


→ So, If power is OFF, then data of RAM will get erased.

SRAM

→ Static RAM

→ It is made up of Flip Flop.

word line



Bit line

[Read/Write]

→ Faster

→ No need of periodic refresh.

→ High cost

→ Structure density is higher

→ It needs more power

→ It generates more heat


→ It is used in CPU cache

DRAM

→ Dynamic RAM

→ It is made up of Transistor and capacitor.

word line.



Bit line.

[Read/Write]

→ Slower.

→ It needs periodic refresh of capacitor.

→ Low cost.

→ Structure density is lower.

→ It needs ~~more~~ ^{less} power.

→ It generates less heat.

→ It is used in main memory of computer.

ROM [Read Only Memory]

193

→ It is non Volatile memory.

→ So, when Power is OFF, content of memory will stay stored.

ROM structure.

= Decoder + Programmable OR gates.

= AND gates (fixed) + Programmable OR gates.

ROM size.

$$= 2^x \times y$$

Where, x = Number of V_p

y = Number of O/p .

→ E.g. If $V_p = 8$, $O/p = 4$ then what is the size of ROM

$$x = 8, y = 4$$

$$\text{Size} = 2^x \times y$$

$$= 2^8 \times 4 = 1024 \text{ bits}$$

$$= (1024/8) \text{ bytes}$$

$$= 128 \text{ bytes.}$$

ROM classifications

PROM

- Programmable ROM
- Initially it is empty
- Then we can program it once
- Data can not be erased here.

- EPROM

- Erasable PROM
- By UV rays we can erase data.
- After that we can reprogram this memory.

- EEPROM

- Electrically EPROM
- we can erase data electrically many times.
- Efficiency of memory will decay with respect to erase.
- Erase happens bit by bit.

- Flash memory

- Speed of erase is faster than EEPROM.
- Data erase is done block by block.

- Mask ROM


- It is PROM only.
- It is programmed by chip manufacturer.
- This ROM is masked OFF during photolithography.

→ It is fixed architecture logic device with programmable AND gates and programmable OR gates.


- Steps to program PLA

Step-1 Find boolean function from truth table.

A	B	C	y_1	y_2
0	0	0	0	0
0	0	1	0	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1



$$y_1 = AC + BC$$




$$y_2 = AC + \bar{A}B\bar{C}$$


Step-2 Identify no of Input buttons.

- we have three input variables. So, we need

No of Input buttons = 3



Step-3 Implementation of boolean function in PLA



$$y_1 = AC + BC$$

$$y_2 = AC + \bar{A}B\bar{C}$$

$$AC + BC$$

$$y_1 =$$

$$y_2 =$$

$$AC + \bar{A}B\bar{C}$$

PAL - Programmable Array Logic

145

→ It is most commonly used PLD.

→ It has programmable AND gates and fixed OR gates.

It provides simple structure

It has issues regarding flexibility.

$$X = \sum_m(2, 3, 6, 7)$$

$$Y = \sum_m(0, 2, 3, 5)$$

$$Z = \sum_m(1, 6, 7)$$

X	A \ BC				
		00	01	11	10
0	0			1	1
	1			1	1


$$X = B$$


Y	A \ BC				
		00	01	11	10
0	0	1		1	1
	1		1		

$$Y = \bar{A}B + \bar{A}\bar{C} + ABC$$

Z	A \ BC				
		00	01	11	10
0	0		1		
	1			1	1

$$Z = AB + \bar{A}\bar{B}C$$






→ Resolution [Step Size] = $\frac{V_{ref}}{2^n} = \frac{FSV}{2^n - 1}$

Where, n = number of bits.

→ IF gain is K with DAC.

→ Resolution [Step Size] = $K \frac{V_{ref}}{2^n} = K \frac{FSV}{2^n - 1}$

→ Full Scale Voltage FSV = $V_{ref} \left(\frac{2^n - 1}{2^n} \right)$



$$\begin{aligned} \rightarrow V_o &= \left(-\frac{R_F}{2R} \right) a_1 V_{ref} + \left(-\frac{R_F}{2^2 R} \right) a_2 V_{ref} + \dots + \left(-\frac{R_F}{2^N R} \right) a_N V_{ref} \\ &= \left(-\frac{R_F}{R} \right) V_{ref} \left[\frac{a_1}{2} + \frac{a_2}{4} + \dots + \frac{a_N}{2^N} \right] \end{aligned}$$

→ For 3 bits O/p eqⁿ.

$$V_o = \left(-\frac{R_F}{R} \right) V_{ref} \left[\frac{a_1}{2} + \frac{a_2}{4} + \frac{a_3}{8} \right] = V_{ref} \left(\frac{a_1}{2} + \frac{a_2}{4} + \frac{a_3}{8} \right)$$

→ $a_1 a_2 a_3 = 110$, then

$$V_o = \left(-\frac{R_F}{R} \right) V_{ref} \left[\frac{1}{2} + \frac{1}{4} + \frac{0}{8} \right] = \left(-\frac{R_F}{R} \right) V_{ref} \left(\frac{6}{8} \right)$$

Example of Binary weighted Digital to Analog Converter DAC 198

Find the V_{max} & V_{min} for 11111 Input with binary weighted DAC. $V_{ref} = 10\text{ V}$, $R_F = R = 1\text{ k}\Omega$, Resistance tolerance 2%.
Also Find Resolution, Full Scale Voltage.

$$\begin{aligned}\rightarrow V_o &= -V_{ref} \left(\frac{R_F}{R} \right) \left(\frac{a_1}{2} + \frac{a_2}{4} + \frac{a_3}{8} + \frac{a_4}{16} + \frac{a_5}{32} \right) \\ &= -10 \left(\frac{1}{1} \right) \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} \right) \\ &= -10 \left(\frac{16+8+4+2+1}{32} \right) \\ &= -10 \left(\frac{31}{32} \right) = -9.6875\text{ Volt.}\end{aligned}$$

\rightarrow For V_{max} , $R_F = 1.02\text{ k}\Omega$, $R = 0.98\text{ k}\Omega$, $a_1 a_2 a_3 a_4 a_5 = 11111$

$$\begin{aligned}V_{o_{max}} &= -10 \left(\frac{1.02}{0.98} \right) \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} \right) \\ &= -10.0829\text{ Volt}\end{aligned}$$

\rightarrow For V_{min} , $R_F = 0.98\text{ k}\Omega$, $R = 1.02\text{ k}\Omega$, $a_1 a_2 a_3 a_4 a_5 = 11111$


$$\begin{aligned}V_{o_{min}} &= -10 \left(\frac{0.98}{1.02} \right) \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} \right) \\ &= -9.30759\text{ Volt}\end{aligned}$$

$$\begin{aligned}\rightarrow \text{Resolution} &= K \frac{V_{ref}}{2^n} = \left(\frac{R_F}{R} \right) \frac{10}{2^5} \\ &= \frac{10}{2^5} = 0.3125\text{ Volt}\end{aligned}$$




$$\begin{aligned}\rightarrow \text{FSV} &= V_{ref} \frac{(2^n - 1)}{2^n} \\ &= 10 \left(\frac{2^5 - 1}{2^5} \right) \\ &= 10 \left(\frac{31}{32} \right) = 9.6875\text{ Volt}\end{aligned}$$

R-2R Ladder Digital to Analog Converter DAC [Voltage Switched]

199



- 1] It uses only two values of resistors. Hence easy and accurate fabrication can be done.
- 2] It is easy to scale with respect to number of bits.
- 3] Impedance of Network is R , regardless of number of bits.





$$\rightarrow V_{th} = -V_{ref} \frac{(2R)}{2R+2R}$$

$$V_{th} = -\frac{V_{ref}}{2}$$


$$R_{th} = 2R \parallel 2R = R$$

$$V_o = \left(-\frac{R_f}{R}\right) \left(-\frac{V_{ref}}{2}\right) = \left[\left(\frac{R_f}{R}\right) \left(\frac{V_{ref}}{2}\right)\right]$$


→ $a_2 = 1, a_1 = a_3 = 0$



- at A, $V_{th} = -V_{ref} \frac{(2R)}{2R+2R} = -\frac{V_{ref}}{2}$, $R_{th} = 2R \parallel 2R = R$



- at B, $V_{th} = \left(-\frac{V_{ref}}{2}\right) \frac{(2R)}{2R+2R} = -\frac{V_{ref}}{4}$, $R_{th} = 2R \parallel 2R = R$



$$V_o = \left(-\frac{R_F}{R}\right) \left(-\frac{V_{ref}}{4}\right)$$

$$= \left(\frac{R_F}{R}\right) \left(\frac{V_{ref}}{4}\right)$$

→ $a_3 = 1, a_1 = a_2 = 0, V_o = \left(\frac{R_F}{R}\right) \left(\frac{V_{ref}}{8}\right)$

→ $V_o = \left(\frac{R_F}{R}\right) V_{ref} \left(\frac{a_1}{2} + \frac{a_2}{4} + \frac{a_3}{8}\right) = V_{ref} \left(\frac{a_1}{2} + \frac{a_2}{4} + \frac{a_3}{8}\right)$

Digital data			Analog V_o
a_1	a_2	a_3	
0	0	0	0
0	0	1	$V_{ref}/8$
0	1	0	$2V_{ref}/8$
0	1	1	$3V_{ref}/8$
1	0	0	$4V_{ref}/8$
1	0	1	$5V_{ref}/8$
1	1	0	$6V_{ref}/8$
1	1	1	$7V_{ref}/8$

Example on R-2R Ladder Digital to Analog Converter.

200

In R-2R DAC, Find the full scale output voltage if $R_F = 2K\Omega$ and $R = 1K\Omega$. Also Find the output voltage when the input is 10110. Assume $V_{ref} = 5V$. Also Find resolution & FSR.

$$- V_0 = -V_{ref} \left(\frac{R_F}{R} \right) \left(\frac{a_1}{2} + \frac{a_2}{4} + \frac{a_3}{8} + \frac{a_4}{16} + \frac{a_5}{32} \right)$$

- For Full scale output, $a_1 a_2 a_3 a_4 a_5 = 11111$

$$V_0 = -5 \left(\frac{2}{1} \right) \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} \right)$$

$$= -10 \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} \right)$$

$$= -10 \left(\frac{16 + 8 + 4 + 2 + 1}{32} \right)$$

$$= -10 \left(\frac{31}{32} \right) = -9.6875 \text{ Volt}$$

- For input $a_1 a_2 a_3 a_4 a_5 = 10110$

$$V_0 = -5 \left(\frac{2}{1} \right) \left(\frac{1}{2} + \frac{1}{8} + \frac{1}{16} \right)$$

$$= -10 \left(\frac{8 + 2 + 1}{16} \right)$$

$$= -10 \left(\frac{11}{16} \right) = -6.875 \text{ Volt}$$

- Resolution (step size) = $K \frac{V_{ref}}{2^n}$

$$= \left(\frac{R_F}{R} \right) \left(\frac{V_{ref}}{2^n} \right)$$

$$= \left(\frac{2}{1} \right) \left(\frac{5}{2^5} \right) = \frac{10}{32} = 0.3125 \text{ Volt}$$

- Full scale Range = $V_{ref} \left(\frac{R_F}{R} \right) \left(\frac{2^n - 1}{2^n} \right)$


$$= 5 \left(\frac{2}{1} \right) \left(\frac{2^5 - 1}{2^5} \right)$$

$$= 10 \left(\frac{31}{32} \right)$$

$$= 9.6875 \text{ Volt.}$$

R-2R Ladder Digital to Analogue Converter DAC [Current Switched]

201



$$\rightarrow I = \frac{V}{R_{eq}} = \frac{V}{R}$$

$$\rightarrow V_0 = -I' R_F$$

$$= - \left[a_3 \left(\frac{1}{2} \right) + a_2 \left(\frac{1}{4} \right) + a_1 \left(\frac{1}{8} \right) \right] R_F$$

$$= - \left[\frac{a_3}{2} + \frac{a_2}{4} + \frac{a_1}{8} \right] I R_F$$

$$V_0 = - \left[\frac{a_3}{2} + \frac{a_2}{4} + \frac{a_1}{8} \right] V \left(\frac{R_F}{R} \right)$$


$$\rightarrow V_0 = - V \left(\frac{R_F}{R} \right) \left[\frac{a_1}{2} + \frac{a_2}{4} + \frac{a_3}{8} \right] \quad [\text{Voltage Switched Type}]$$

$$R = 1 \text{ k}\Omega, R_F = 1 \text{ k}\Omega, a_3 a_2 a_1 = 110, V_0 = ?$$

$$V_0 = - \left[\frac{a_3}{2} + \frac{a_2}{4} + \frac{a_1}{8} \right] V \left(\frac{R_F}{R} \right)$$

$$= - \left[\frac{1}{2} + \frac{1}{4} \right] V \left(\frac{1}{1} \right)$$

$$= \boxed{-\frac{3}{4} V}$$





→ If $V_{in} > V_{DAC}$
Comparator o/p = 1

→ If $V_{DAC} > V_{in}$
Comparator o/p = 0

$$T_{c(max)} = (2^N - 1) T_{clk}$$


N = number of bits





If $V_{in} > V_{DAC}$, Comparator o/p = +ve (logic 1), Counter = up
 If $V_{DAC} < V_{in}$, Comparator o/p = -ve (logic 0), Counter = Down

During transition from 0 to 1 and 1 to 0 at o/p of comparator, Control circuit provides Latch digital o/p.



- Highest Conversion time $T_{c(max)} = (2^N - 1) T_{clk}$.
- Sampling time $T_s = T_c + T_d$
 \uparrow
 It is due to Acquisition time and component delay.
- For uniform sampling $T_s = T_{c(max)}$
- Sampling frequency $f_s = \frac{1}{T_s}$.
- As per Nyquist Sampling theorem
 $f_s \geq 2 f_m \Rightarrow f_m \leq f_s/2 \Rightarrow \boxed{f_m \leq \frac{1}{2T_s}}$

* Examples on ADC.

209

1] Consider following ADC

- (a) Successive Approximation type ADC
- (b) Dual slope ADC
- (c) flash ADC.

Find Max. conversion time for above ADC with 8 bits.

→ $N = 8$ bits.

$$\begin{array}{lll} \text{a) } T_{\max} = N T_{\text{clk}} & \text{b) } T_{\max} = 2^{N+1} T_{\text{clk}} & \text{c) } T_{\max} = T_{\text{clk}} \\ & = 2^{8+1} T_{\text{clk}} & = T_{\text{clk}} \\ & = 512 T_{\text{clk}} & \end{array}$$

2] No of Comparators in 4 bits Flash ADC is 15

$$= 2^N - 1$$

$$= 2^4 - 1$$

$$= 15$$

3] A 12 bit ADC is Operating with clock of 1 μsec clock period & total conversion time is seen to be 14 μsec . The ADC must be

- (a) Flash ADC
 - (b) Counter type
 - ✓ (c) Successive Approximation type
 - (d) Dual Slope
- [Note take circuit delay = 2 μsec]

$$\rightarrow \text{Flash ADC } T_{\max} = T_{\text{clk}} = 1 \mu\text{sec} + 2 \mu\text{sec} = \underline{3 \mu\text{sec}}$$

$$\rightarrow \text{Counter ADC } T_{\max} = (2^N - 1) T_{\text{clk}} = (2^{12} - 1) 1 \mu\text{sec} + 2 \mu\text{sec} \\ = 4095 + 2 = \underline{4097 \mu\text{sec}}$$

$$\rightarrow \text{Successive App. ADC } T_{\max} = N T_{\text{clk}} \\ = 12 \times 1 \mu\text{sec} + 2 \mu\text{sec} = \underline{14 \mu\text{sec}}$$

$$\rightarrow \text{Dual Slope ADC } T_{\max} = 2^{N+1} T_{\text{clk}} = 2^{13} T_{\text{clk}} + 2 \mu\text{sec} = \underline{8194 \mu\text{sec}}$$

4) The resolution of 4 bits ADC is 0.5 Volt. For Analog Voltage 6.6 Volt, The digital o/p will be. _____

a) 1011 b) 1101 c) 1100 d) 1110

$$\rightarrow \Delta = 0.5 \text{ Volt}$$

$$\rightarrow V = 6.6 \text{ Volt}$$

$$\rightarrow \text{No of Steps} = \frac{V}{\Delta} = \frac{6.6}{0.5} = 13.2 = 13$$

$$\rightarrow \text{Digital data} = 1101$$

Engineering Funda