
Memory: Compoter memory is The storage space in the computer where data is to be Processed and instructions required for Processing and storage of the memory is divided into large number of small Parts alled alls.



RAM! Random Access Memory

- → It is also Called as read write memory (or) The main memory or The Poimary Hemory
- > The Programs and data That the CPO requires during execution ob a program are stored in This namony
- > It is a volatile memory ous the data loses when the power is turned of to
- -> RAM is forther classified in to two types
 - -> SRAM Static Random Access Memory
 - -> DRAM Dynamic Random Access Memory

- 1) Constructed of tiny capacitous
- 2 Requires a recharge every bear milliseconds to maintain its data
- 3 In expensive
- 4 slower Tran SRAM
- 5 Can store many bits be aip
- 6 Uses less Power
- 7 Generates less heat
- 8 Osed bot main memosy

- 1. Constructed of circuits similar to D-FIP-Flop.
- 2 Holds its contents as long as
- 3 Expensive
- 4 Faster Than
- 5 can not store many bits por chip
- 6 cuses more power
- 7 Generates more heat
- 8 used bor cache.

Read only Memory:

Stores crocial information exsential to operate The system, like the Program essential to boot the computer.

- > It is not volatile A
- Always retains its data
 - no change
 - used in calcalators an peripheral devices-

- ROM is FUETER Classibiled into 4 types: ROM, PROM, EPROM, and EEPROM

Types ob Read only Memory;

- In PROM (Programmable read-only memory);
 It an be programmed by user one programmed. The data
 and instructions in it annot be changed
- 2 EPROM (Exasable Programmable gread only memory);

 It an besprogrammed to exase data from it, expose it to

 Ultra violet light to reprogram it, exase all the previous data.
- 3 EEPROM (Electorally exasable programmable read only Hemory):The data an be exased by applying electric bield, no need of ultra violet light, we an exase only portions of the chip


RAM

- 1. Temporary Stosage
- 2 Store data in MB's
- 3 volatile
- 4. Used in normal operations
- 5. writing data is fasten

ROM

- 1. Permanent storage
- 2 Store data in GB's
- 3. Non-volatile
- 4. Used box Start up process of Gmputer
- 5. writing data is slower.

Scanned by CamScanner




Block diagram of Memory unit

Memory Decoding

In a memory unit There is a need

too decoding circuits to select the memory
word specified by the Public Rogisters addresses,

select




The Internal construction of a RAM of m words and in bits Per word Consists of mxn binary storage alls and associated deceding Circuits for Gelecting individual words the Binary storage all is the basic boilding block of a memory unit. The equivalent togic of a binary all That stores one bit of intomi

The cell is an electronic circuit with bour tops transister this possible and convenient to model it In terms of regic symbols. A birary storage all most be very small in order to be able to pack as many cells as possible in the small area publishes in the integraled circuit ChiP The binary cell stores one bit in its internal latch. The select input enables the cell best reading to writing

The Logical Construction of small RAM:

each and has a total of 16 binary Gells. The small blocks Labeled BC reprosents binary Gells the small blocks Labeled BC reprosents binary Gell with its. Three in puts and one output as specified Labeled Bc Reprosents The binary Gell with its Three inputs and one ofp Amemory with bown woods need two address lines. The two address in puts go Through a 2xy decoder to select one of the bown woods. The decoder is enabled with the memory enable input when the memory enable is on all of of the decoder are 0 and none of the memory woods selected



coincident Decoding:

A decoder with kinputs and 2k outputs require

2k AND Gales with kinputs per gale the total no ob

gates and number of inputs per gale. On he reduced

by employing two decoders in a two dimensional selection

scheme The basic idea in two-dimensional decoding

is to assume The memory alls in an array that is

close as Possible to square. On this arbiguration two


k/2-inputs decoders are used insted of one k-input

decoder one decoder performs the row selection and

The other The Column selection in a two dimensional

matrix ambiguration.


The two dimensional Selection Pattern is demonstrated to a 1k-wood memory Instead of using a single 10x1024 decoder, we use two 5x32 decoders with the single decoder we would need 1024 AND gales with 10 inputs in Each In the two decoder are we meed 64 AND gates with 5 inputs in Each.



address multiplexing ?

Address multiplexing Permits you to use one tag (multiplex tag) to all multiple memory locations in The controllers address area you an have read and write access to the multiple memory locations without having to define a tag for each individual address. This is a very ebbicient method of Processing large volume data. The SRAM memory cell modeled typically contains six toansistors In order to build memories with higherdensity it is necessary to seduce the number of toonsistors in a all The DRAM cell antoins a single MOS to ansistor and a capacitor DRAPIS typically have bown times the density of SRAM This allows four times as much memory apacity to be placed on a given size ob chip The Cast per bit 06 DRAM storage is Three to bown times loss than that of SRAM storage DRAM chips are available in Capacities from 64 kto 256 M bits Most DRAMS have 1 bit wood size, so several chips have to be combined to produce a large world size

The address decoding of DRAMS is awanged in a two dimensional away and large momories after have a multiple aways we will us a blik - word memory to illustrate The address multiplosing idea to memory consists of a two dimensional away of Cells arranged into 256 rows by 256 Columns bona total ob 28x28 = 216 = 64k woods There is a single data input line, a single data output line and a read write control, as well as an eight bit address input and us address stookes, The latter included for enabling The now and Colomn addu into Their respective registers. The ROW address Stoobele enables The 8 bit 2000 Register and The Colomn address Stoobe (CAS) enables 8-bit Column Register the bor on name of The Stoobe Symbol indicates That The register are enable on zero level of The signal



Scanned by CamScanner

RAS LOCAS the bottobers are in the fisher to shift acces address is applied to the address inputs and RAS is charged to O Thus loads the sowaddress into the nowaddress register. RAS also enable the Rowderode of Solitat it can decode the sowaddress and solitane sowod to the address inputs and applied to the address inputs and CAS is driven to the ostale they toansber the column address in to the ostale they toansber the column address in to the column register and enable the Column address in to

Expospetection and Good Coolection

A memory unit may Gust occasional errors in storing and setriving the binary information. The reliability of a memory won't may be improved by employing coror detecting to correcting codes. The most common coror detecting scheme is parity bit. A parity bit is generated and stored along with the data word in monory.

The debacoord is accepted if the parity bit to bits readout is corrected. The parity checked result in an inversion an error is detected i but it Cannot be corrected.

Homming Code &

condition made Common correcting Codes

and in RAMS was devised by Rw Hamming

To a hamming code K parity bits are added to an

nobil data wood, kalming a new wood of not k bits

The bit positions are numbered in sequence from 1 to

not K Those positions numbered as a power of 2 are

rescued by the parity bits. The remaining bits are

data bits. The Code Can be used with woods of any

length.

for example The 8-bit data word 11000100 we include 4 posity bits with The 8 bit Boord and arrange The 12 bits as bollows

Bit Positions: 123456789101112 P1P21P4100P80100

The 4 pinesty bits PI, Pz, Py and Pgoze in Positions 12th aespectively. The 8 bits ob the data word one in the remain Positions. Each parity bit abeliated like

P1 = XOR of bits (315,719,11) P2 = XOR of bits (316,7,10,11) P4 = XOR of bits (5,6,7,19) P8 = XOR of bits (9,10,11,12 P1 = 10 00000 = 0

PL = 100000 | 00 = 0

P4 = 100000 = 1

P8 = 00 10000 = 1

The 4 Parity bits as a 12-bit Composite word substaining The 4 Posite in Their Proper positions, we obtain the 12 bit Composite word Stored in memory

123456789 10 11 12 >Bit Position


when the 12 bits are read from memory, They are Checked again for excoss. The Parity is Checked over the Same combination of bits, including Parity bit, The 4 bits are evaluated.

A D the ck bit designales even parity over the checked bits and a 1 designated odd parity. Sink the bits were stored with even parity the sesult $C = C_8 C_4 C_2 C_1 = 0000$ indicates that no expos occurred.

Read only Memory &


A ROM is essentially a memory device incohic Permanent Binary information is stored. The binary information is stored. The binary information is stored the embedded must be specified by The designer and is then embedded in the unit to form the acquired interconnection Pattern

A block diagram of a ROM Consisting of kinpy and nowtputs The inputs provide The address for memorand ofp gives the databits of the stored word that is selected by the address the number of words in a ROM is determined from the fact that k address input lines are needed to specify 2k coords - ROM des not have data inputs, because it does not have a write operation.




Integrated circuit ROM Chips have one or more enable inputs and sometimes come with Three state of p to bacilitate The Construction of Lagge arrays of ROM

each there are bine input lines that born the binary numbers from a through 31 The bine inputs decoded into 32 distinct of p by means of 5x22 decoder the 32 of p of the decoder place connected to each of the eight of Gates.




Scanned by CamScanner




Programming The ROM According The table

Programmable Logic array :

The PLA is similar to PROM, except that The Plf doses not provide bull decoding of the variable and descent generate all minterms. The decoder is Replaced by an array of AND gates that Can be program to generate any Product term of the input variables. The product terms are Then Connected to ope Gales to provide the Sum of products for the prequired boolean function.






Programmable Logic array Logic ?

The PAL is a programmable array Logic douise with a Fixed OR array and a Programmable AND array.


Because only the AND Godes are programmable, The PAL is casien to program Than but is not as blesible as The PLA.


The Logic Gobig wation ob a typical PAL with bour inputs and bour outputs Each input has a buffer inverted gale, and each output is generated by a fixed or gate There are bour sections in the oriet. Each composed of an AND-OR array that is three wide, The term used to indicate that there are Three programmable AND gates in Bach section and one fixed or gates.



Scanned by CamScanner

In designing with a PAL , The Boolean bunction must be significant with a PAL , The Boolean bunction must be to bit into each section each bunchion can be simply by it self, will out regard to common product term The number of product terms in each section is time and if the number of terms in The function is too large, it may be neccessory to use two sections to implement Boolean functions, an example of using a PAL in the design of a Combinational Circuit W(A,B,C,D) = &(2,12,13) & (ABICID) = E (71819,10,11,12,13,14,15) 4 (A,B,C,D) = 2 (0,2,3,4,5,6,7,8,10,11,15) E (AIBIC,D) = & (1,2,8,12,13) simplifying The four functions to a minton m mumb of terms results 60 00 0 1 ω= AB'CD'+ ABC W =01 104 15 112 113 18 AB (D 00 01 d = 00 25 A+BCD 01





Product team	AND inputs outputs ABCDW
1 2	1 1 0 ω= ABC+A'B'CO1
3 4	&= A+BCD
5 6 7	
9 10	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
12	0001-
Sequential Programmable Devices: Digital systems are designed with flip-flop and gates. Since Its Combinational PLD Consists of only gates, it is neccessory to include external flip-flops when they are used in the design. Sequential programable devices include both gates and flip flops. Input AND-OROLOGY Outputs	
(PALOS PLA) FIRF FLOB OUR PULS	

a programable logic device (PLD) is an electronic component used to build recombiguouable digital circuits unlike integrated circuits (Ic) which consist of logic gates and have a bixed bunction, a PLD has an underlined bunction at The time of manufacture

Two majors categornies of User-Programable logic
logicare simple programmable logic device) and
CPLD (complex PLO), on F-PGA (field Programmable god
array).