


Digital Logic Families


→ A group of compatible IC's with same logic levels and supply voltages fabricated for performing various logical functions referred as a logic family.

- two types of logic levels

Positive logic



Negative logic





Logical functions

- NOT, OR, NOR, AND, NAND, XOR and XNOR.

- Semiconductor devices

Bipolar
[charge carriers are e^- & holes]

Unipolar
[One type of charge carrier e^- or holes.]



Digital Logic Families

Bipolar Logic Families

[It uses e^- & holes as charge carriers.]

- [Resistor, transistor & Diode]

Unipolar Logic Families

[It uses one type of charge carrier e^- or holes.]

- [MOS]

BiCMOS Logic Families

MOS → Bipolar

BiCMOS → Vp & Logical Oper. [CMOS]
→ Gp [Bipolar] [MOS]

Saturated

[Devices will be ON or OFF.]

↓
Saturation region

CML, RTL, DTL, DCTL, IL, HTL, TTL.

Non-saturated

[Devices will be used in active region.]

e.g. Schottky TTL, ECL.

- PMOS, NMOS, CMOS

Merits, Demerits and Characteristics of digital IC.

Merits

- It reduces overall size of the system.
- It reduces overall cost of the system.
- It improves reliability of the system, by reducing Inter connections of wiring.
- It reduces power consumption of the system.

Demerits

- It can not handle large power.
- Electrical devices like resistors, inductors, transformers & large capacitors can not be implemented with great precision on chip.
- They are suitable for low power applications.


Characteristics

1. Propagation delay
2. Threshold Voltage.
3. Power dissipation
4. Figure of merit
5. Fan out and Fan in
6. Noise immunity
7. Operating Temp.
8. Voltage and current parameters.

Characteristics of digital IC

1) Propagation Delay & Threshold Voltage

- It is average transition time of signal from I/p to o/p.
- It defines operating speed of IC.
- It is measured in terms of nsec.



$$\rightarrow t_p = \frac{t_{PLH} + t_{PHL}}{2}$$

where, t_{PLH} = delay with o/p goes from low to high
 t_{PHL} = delay with o/p goes from high to low

ex $\rightarrow t_{PLH} = 5 \text{ nsec}$

$t_{PHL} = 7 \text{ nsec}$

$$t_p = \frac{5+7}{2} = 6 \text{ nsec}$$

2) Power dissipation of IC

- It is the amount of power dissipated in an IC in form of heat.

- Total power dissipation

$$P_d = V_{cc} \times I_{cc}(\text{avg})$$

- where, $I_{cc} = \frac{I_{ccH} + I_{ccL}}{2}$

- Power dissipation per logic gates

$$P_{dn} = \frac{V_{cc} \times I_{cc}(\text{avg})}{n}$$

- Supply Voltage

$V_{cc} \rightarrow \text{TTL}$

$V_{DD} \rightarrow \text{CMOS}$

eg. $V_{cc} = 5 \text{ V}$, $I_{ccH} = 0.5 \text{ mA}$, $I_{ccL} = 1 \text{ mA}$, $P_d = ?$

$$- I_{cc} = \frac{I_{ccH} + I_{ccL}}{2} = \frac{1.5}{2} = 0.75 \text{ mA}$$

$$- P_d = I_{cc} V_{cc} = 5 \times 0.75 = 3.75 \text{ mW}$$


3) Figure of Merit

Figure of Merit = propagation delay \times power dissipation.


Characteristics of digital IC

- Fan Out

- No of similar gates can be driven by a gate without impairing normal operation of given circuit is Fan Out
- It should be as high as possible, so that we can drive large number of gates by single gate.
- It defines current supply by given gate.




- High State Fan Out
$$= \frac{I_{OH}(\max)}{I_{IH}}$$



- Low State Fan Out
$$= \frac{I_{OL}(\max)}{I_{IL}}$$

- Fan In

- Fan In of Logic gate is defined as the number of inputs that the gate is designed to handle.




Operating Temp.

- For Commercial applications [0 to 70°C]
- For Industrial applications [0 to 85°C]
- For Military applications [-55°C to 125°C].

Characteristics of digital IC

Voltage and Current Parameters



$V_{OH}(\min)$ — It is min o/p Volt for Logic 1

$V_{OL}(\max)$ — It is max o/p Volt for Logic 0

$V_{IH}(\min)$ — It is min V_p Volt for Logic 1


$V_{IL}(\max)$ — It is max V_p Volt for Logic 0

I_{OH} → High Level o/p Current

I_{OL} → Low Level o/p Current

I_{IH} → High Level V_p Current

I_{IL} → Low Level V_p Current







→ Noise Margin

$$NM_H = V_{OH} - V_{IH}$$



$$NM_L = V_{IL} - V_{OL}$$

Resistor Transistor Logic [RTL]


- This logic family includes resistors and transistors in its integrated circuit. So, it is referred as RTL family.
- Here we use transistors in saturation and cut off region. So, speed of this logic family is low.



I/p	O/p	Transistor region
Low	high	Cut off [0.0]
high	Low	Sat. [$V_{ce} = 0.2V$]



A	B	Vo
Low	Low	high
Low	high	Low
high	Low	Low
high	high	Low




Disadvantages


- Low Noise margin
- Low fan out
- Low speed
- high power dissipation

Diode Transistor Logic [DTL]

- RTL families has low NM, Low Fan out, Slow Speed & higher power dissipation. So, we don't use RTL in recent IC's.
- DTL has Improved NM and Fan out compared to RTL.



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0



Disadvantage


- Low Speed
- power dissipation.

Transistor Transistor Logic (TTL)

TTL Classifications

- Standard TTL
- TTL totempole Output
- TTL Open Collector Output
- TTL Tri-state.
- TTL offers higher speed compared to RTL and DTL


TTL NAND circuit



A	B	C	V_o
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

TTL NAND gate


TTL NAND gate with Totem pole Output



A	B	C	V_o
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0


Engineering Funda

TTL NOR gate using Totempole.



A	B	Y_0
0	0	1
0	1	0
1	0	0
1	1	0

TTL Open Collector NAND gate




A	B	V_o
0	0	1
0	1	1
1	0	1
1	1	0

Engineering Funda

TTL tristate Logic

- In tristate at x_p we have three state

- 1) Logic high
- 2) Logic Low
- 3) High Impedance state.



→ $E = 0$, high Impedance

$\rightarrow \underline{\underline{E = 1}}$
 $\underline{\underline{A = 0}}$

$$\left. \begin{array}{l} \rightarrow E = 1 \\ A = 1 \end{array} \right\} \text{ o/p} = \log_2 0$$