- > It is Voletile memory.
- -> So, It power is OFF, then duta of RAM will get erused.

SRAM


DRAM

-> Steltic RAM

- Dynamic RAM.

-> It is made up of Flip Flop. -> It is made up of Tounsister

wood line. and capacitor.



Bit line. [REad/ Write].

[Read / write]

- Faxter
- No med of persodic retay.
- -) hogh cust
- stoneture density is higher
- It needs more power
- -) It generates more heat
- · -) It is rued on CPU cache

- Slower.
- It needs persodre octersh of cupacitor.
- wa cost.
- s Structure density is lower.
- It needs moore power.
- It generates less heat.
- It is used in main monory of Computor.

-> It is non Voletile memory.

-) So, when Power is OFF, contract of memory will stay stard.

Rom structure.

= Decoder + Programmble OR gertes.

= AND getes (fixed) + Programmble OK getes.

bit by bit .

ROM SIZE.

> E.g. It Vp = 8, 0/p = 4 thm what is the size of rum

$$x = 8$$
, $J = 4$
Size = $2^{x} \times J$
= $2^{8} \times 4 = 1024$ bits
= $(1024/8)$ bytes

= 128 bytes.

ROM Classitiations

PROM	- EPROML	- EEPROM -Flo
- Programmble ROML	- Gousable PROML	- Elabially ma
- Initially It is empty - Then we can	- By UV ougs we can carak data.	- we can tas evale Leta tus Eleablally many times.
Program 17 Once - Data cun not be easoured hose	- Attor that we am reprogram this memory.	- Editioning of incoming will be dead with suspect to

- Mask ash Rom mony red of - If is prom are is only. isten then - 1+ 11 EPROM. Bogsummed Pata eraic by chip manitectowour. 13 denc block by - this form block. is masked OFF dusing couse. Phutolithography. - Exale hurpons


-> It is fixed architeture legic device with programmable AND gestes and programmable OR gestes.

- Steps to program PLA

Step-1 Find bootean function from touth table.

A	В	C	1 7 72
0	0	0	0 0
0	0	1	00
0	١	0	0 1
0	1	١	10
1	O	0	٥٥
١	0	١	1 1
١	١	0	00
١	1	1	1 1


J1 \ B0	2							
A	00	04	11	10				
0	0	0		0				
1	0	I		O				
JI = AC + BC								
J2 BC								




72 = AC + ABC


Step 2 Identity no of Input butters.


- we have three input variables. So, we need No of Input buttons = 3





Step-3 Implimentation of booken function in PLA















$$\rightarrow$$
 Resolution [Step Size] = $\frac{V_{ret}}{2^n} = \frac{FSV}{2^n-1}$

Where, no number of bits.

- IF gain is K with DAC.
- -s Resolution [Step Size] 2 KV8et = K FSV zn-1
- Full Scale Voltage FSV = Vrey (2ⁿ-1)



$$\rightarrow V_0 = \left(-\frac{Rr}{2R}\right) \alpha_1 V_{\text{red}} + \left(-\frac{Rf}{2^2R}\right) q_2 V_{\text{red}} + \dots + \left(-\frac{Rf}{2^NR}\right) \alpha_N V_{\text{red}}$$

$$= \left(-\frac{Rf}{R}\right) V_{\text{red}} \left[\frac{q_1}{2} + \frac{q_2}{4} + \dots + \frac{q_N}{2^N}\right]$$

Example of Binary weighted Digital to Analog Conventer Difference of Binary weighted Find the Vmax & Vmin for 11111 Input with binary weighted DAC. Vret = 10 V, RF = R = 1 KL, Resistance to become 21.

Also Find Resolution, Fall Scale Voltage.

For
$$V_{\text{max}}$$
, $R_F = 1.02 \text{ kg}$, $R = 0.08 \text{ kg}$, $a_1 a_2 a_3 a_4 a_5 = 11111$

$$V_{\text{max}}^2 - 10 \left(\frac{1.02}{0.98}\right) \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32}\right)$$

$$= -10.0829 \text{ Vol}$$

The Vmin,
$$R_F = 0.48 \text{ KD}$$
, $R_2 1.02 \text{ KD}$, $q_1 q_2 q_3 q_4 q_5 = 11111 R$

$$Volume = -10 \left(\frac{0.48}{1.02}\right) \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32}\right)$$

$$2 - 9.36759 \text{ Volt}$$

$$-1 FSV = V_{ref} \left(\frac{2^{N}-1}{2^{N}} \right)$$


$$= 10 \left(\frac{25^{N}-1}{2^{N}} \right)$$

$$= 10 \left(\frac{31}{32} \right) = 9.6875 \text{ Vol} f$$

R-2R Luddon Digital to Andrey Conventor DAC [Voltage Switched] RF 111 (MSI) I It was only two Values of fasistor. Hence easy and accupate fabrication can be done. It is cast to sceele with respect to number of bits. 3) Impedemen of Network is R, regardless of number of bits. 1 If a1 =1, a2 = 43 =0 - Voet (2R) 2R+ZR

Engineering Funda YouTube Channel

Edwinesta Juny in Briting in Engine E



Example on R-2R Ludden Digital to Analog Conventor. 200

In R-2R DAC, Find the full Scale output Voltage If Rr. 2KR and R=1K2. Also Find the Output Voltage when the Input is 10110. Assume Vret = 5V. Also Find resolution 4 FSR.

- For Full Scale output, 9,929,3949 = 11111

$$V_{0} = -5 \left(\frac{2}{1} \right) \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} \right)$$

$$= -10 \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} \right)$$

$$= -10 \left(\frac{16 + 8 + 4 + 2 + 1}{32} \right)$$

$$= -9.6375 \text{ Voit}$$

- For Imput 9,02939nar = 10110

$$V_{0} = -5\left(\frac{2}{1}\right)\left(\frac{1}{2} + \frac{1}{8} + \frac{1}{16}\right)$$

$$= -10\left(\frac{8+2+1}{16}\right)$$

$$= -10\left(\frac{11}{16}\right) = -6.875 \text{ Volt}$$

- Resolutorn (Step Size) = K Vry =


$$\frac{2\left(\frac{RF}{R}\right)\left(\frac{V_{M}}{2n}\right)}{2\left(\frac{2}{l}\right)\left(\frac{5}{2^{5}}\right)} = \frac{10}{32} = 0.3125 \text{ Volt}$$


- Full Scale large = Vry $\left(\frac{RF}{L}\right)\left(\frac{2^{N}-1}{2^{N}}\right)$ = $5\left(\frac{2}{L}\right)\left(\frac{2^{N}-1}{2^{N}}\right)$

$$_{2}$$
 | $_{0}\left(\frac{31}{32}\right)$

2 9.6875 Volt.


R-2R Ludden Digital to Analog Conventin Dife [Current Switched 7 201 \rightarrow I = $\frac{V}{R_{cq}}$ = $\frac{V}{R}$ -> Vo - - I'RF - - [93(是) + 92(是) + 91(是)] RF = - [93 + 42 + 91] I PF Vo = - [93 + 92 + 91 8] V (PF) → Vo = - V (PF) [41 + 92 + 93] [Voltage Switched HR]. P. 1 K2, Pp. 1 K2, 939291 = 110, Vo= 9 Vo = - [93 + 92 + 91] V (RF) 2-[-+-]~(十) 2 - 3 V





If Vin > York, Comparator 0/p = + Ve (logic 1), Counter = up

If Vorse < Vin, Comparator 9/p = - Ve (lagric 0), Counter = Documented During transition from 0 to 1 and 1 to 0 at 0/p cofe comparator, Conford (Iscuit provided Latch digital 0/p.



- Highest convension time Tecman) = (2N-1) Teck.
- Sampling time Ts = Tc + Ta

It is due to Acquisition time and component delay.

- For unitorm sampling Ts = Trimux)
- Jumpling tray to Is.
- As per Nyquist sampling theorm $f_s \ge 2 \, f_m = 1 \, f_m \le \frac{1}{2T_5}$

1) Consider following ADC

- @ Successive Approximation type ADC
- 6) Dual Slope ADC
- @ flash ADC.

Find Max. Convoision time for above ADC with 8 bits.

-> N = 8 bits.

a) Tmax = N Tak. b) Tmax = 2 Tak G Tmax - Tak 2 28+1 TCLK = TCLK = 8 Tell = 512 TCLK

21 No of comparators in 4 bits flush ADC is 15

= 2N-1 - 24-1

3) A 12 bit ADC is Openating with clock of late Clock period & total conversion time is seen to be 14 usec. The ADC must be

- a flush ADC
- 6 Cerimon type [Note take Ciornit delay = 80 sec]
- @ Succestre Approximation type
 - @ Dual Slope
- -> Flash ADC Tmox = Take = lake + 2 eisec = 3 eisec
- -) Countre ADL Trux = (2N-1) Tax. = (212-1) 1 elsec + 24 fee
 - = 4095+2 = 4097 use

- Surerive App. ADC Tmax = NTak

= 12×1 atec+ 2 atec = 14 usec.

-> Dul Slope ADC Timex = 2 Nt1 Tax = 213 Tax + 24 Fee = 8194 acker

4) The resolution of 4 bits ADC is 0.5 voit for Analog Voltage 6.6 Volt, The digital o/p will be. ____

- → △ = 0.5 Volt
- -) V = 6.6 Valt
- -) No of Steps = $\frac{V}{\Delta} = \frac{6.6}{0.5} = 13.2 = 13$
- -) Digital data = 1101