Sai Kathika <u>saiprem@ucsb.edu</u>
Pete Makrygiannis <u>pmakrygiannis@ucsb.edu</u>
Rahul Varghese <u>rvarghese@ucsb.edu</u>

ECE 154A Lab 4


- 1. a. Please indicate how many hours you spent on this lab. Spent a total of 30 hours
 - b. A completed version of Table 1.


Cycle	reset	pc	Instr	branch	srca	srcb	aluresult	zero	pcsrc	Writedata	memwrite	read data
1	1	00	addi \$2,\$0,5 20020005	0	0	5	5	0	0	0	0	X
2	0	04	addi \$3,\$0,12 2003000c	0	0	c	с	0	0	0	0	х
3	0	08	addi \$7,\$3,-9 20067fff7	0	C	-9	3	0	0	0	0	x
4	0	0C	or \$4, \$7, \$2 00e22025	0	3	5	7	0	0	5	0	X
5	0	10	and \$5, \$3, \$4 00642824	0	С	7	4	0	0	7	0	X
6	0	14	add \$5, \$5, \$4 00a42820	0	4	7	В	0	0	7	0	X
7	0	18	beq \$5, \$7, end 10a7000a	1	В	3	8	0	0	3	0	X
8	0	1C	slt \$4, \$3, \$4 0064202a	0	С	7	0	1	0	7	0	x
9	0	20	beq \$4, \$0, around 10800001	1	0	0	0	1	1	0	0	X
10	0	28	slt \$4, \$7, \$2 00e2202a	0	3	5	1	0	0	5	0	X
11	0	2C	add \$7, \$4, \$5 00853820	0	1	В	С	0	0	В	0	х
12	0	30	sub \$7, \$7, \$2 00e23822	0	С	5	7	0	0	5	0	X
13	0	34	sw \$7, 68(\$3) ac670044	0	С	44	50	0	0	7	1	Х
14	0	38	lw \$2, 80(\$0) 8c020050	0	0	50	50	0	0	5	0	7
15	0	3C	j end 08000011	0	0	0	0	1	0	0	0	X
16	0	44	sw \$2, 84(\$0) ac020054	0	0	54	54	0	0	7	1	X


c. An image of the simulation waveforms showing correct operation of the processor.

Our group spent a lot of time trying to get modelsim to output the waveforms, but we were unable to.


Everything compiled correctly without any errors but the waveforms were not what we anticipated from the code we wrote.







d. Marked up versions of the datapath schematic and decoder tables that add the ori and bne instructions.



Single-cycle MIPS processor

e. Your Verilog code for your modified MIPS processor

controller.v

```
always @*
   case(op)
       6'b000000: controls <= 9'b110000010; // RTYPE
       6'b100011: controls <= 9'b101001000: // LW
       6'b101011: controls <= 9'b001010000; // SW
       6'b000100: controls <= 9'b000100001; // BEO
       6'b001000: controls <= 9'b101000000; // ADDI
       6'b000010: controls <= 9'b000000100; // J
       // CHANGES START
       // added functionallity of ORI and BNE to opcodes
       6'b001101: controls <= 9'b101000011; // ORI
       6'b000101: controls <= 9'b000100001; // BNE
       // CHANGES END
       default: controls <= 9'bxxxxxxxxxx; // Not found, illegal</pre>
   endcase
endmodule
    always @*
      case(aluop)
           2'b00: alucontrol <= 3'b010;
           // CHANGES START
           // added beg and ori
           // included sub needed to beg
           2'b01: alucontrol <= 3'b110;
           2'b11: alucontrol <= 3'b001;
           // CHANGES END
           default: case(funct)
                                          // R-type instructions
               6'b100000: alucontrol <= 3'b010; // add
               6'b100010: alucontrol <= 3'b110; // sub
               6'b100100: alucontrol <= 3'b000; // and
               6'b100101: alucontrol <= 3'b001; // or
               6'b101010: alucontrol <= 3'b111; // slt
               default: alucontrol <= 3'bxxx; // ???</pre>
           endcase
      endcase
```

Datapath.v

Mips.v

```
// CHANGES START
// add bne functionality
assign pcsrc = (op == 6'b000101) ? branch & ~zero : branch & zero;
// CHANGES END: here
```

```
// **PUT YOUR CODE HERE**
wire [4:0] writereg;
wire [31:0] pcnext, pcnextbr, pcplus4, pcbranch;

// CHANGES START
wire [31:0] imm, signimmsh;
// CHANGES END
```

```
//CHANGES START
extend ext(instr[15:0], alucontrol[2:0], regdst, imm);

mux2 #(32) srcbmux(writedata, imm, alusrc, srcb); // replaced signimm with imm
//CHANGES END
```

Mipsmem.v

```
// CHANGES STARt
$readmemh("memfile2.dat",RAM);
// CHANGES END
```

Mipstop.v

Memfile2.dat

```
1 34088000
2 20098000
3 350a8001
4 11090005
5 0128582a
6 15600001
7 08000001
8 01485022
9 350800ff
10 016a5820
11 01484022
12 ad680052
```

f. Completed version of Tables 2 and 3 for the modified MIPS processor.


Table 2. Extended functionality for the main decoder:

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}	Jump
R-type	000000	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	00	0
SW	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
addi	001000	1	0	1	0	0	0	00	0
j	000010	0	X	X	X	0	X	XX	1
ori	001101	1	0	1	0	0	0	00	0
bne	000101	0	X	0	1	0	X	01	0

Table 3. Extended functionality for the ALU decoder:

ALUOp _{1:0}	Meaning
00	Add
01	Subtract
10	Look at funct field
11	Ori


g. The contents of your memfile2.dat containing your test2 machine language code.





h. An image of the simulation waveforms showing correct operation of your modified processor on the new program. What address and data value are written by the sw instruction?

Our group spent a lot of time trying to get modelsim to output the waveforms, but we were unable to.

Everything compiled correctly without any errors but the waveforms were not what we anticipated from the code we wrote.







BOX Code

There is folder before changes which is the code before the changes implemented

There is folder after changes which is the code after the changes implemented

https://ucsb.box.com/s/2bfy4169vd3xvosai0kqle5qbghw9h84

