

- 3. (20 points) For the circuit given below, the transistors are identical and β =99, $V_{BE(ON)}=1V$, $V_{CESAT}=0V$, $r_o=\infty$.
 - i. (05 points) Determine the DC base current of Q1
 - ii. (05 points) Draw the ac equivalent circuit
 - iii. (10 points) Find the single-sided voltage gain, v_o/v_d .



a) TR are in F.A.

Dc eq.



since identical.
$$I_{B,=}I_{B,=}I_{B}$$

$$I_{E_1}=I_{E_2}=I_{E}$$

$$2I_{E}=\frac{(o-1)^2-(-10)^2}{9k}$$

$$I_E = 0.5 \text{ mA}$$


$$I_B = 5 \text{ mA}$$

$$I_{R} = I_{R} = 9 \text{ m}$$

$$I_{8}=I_{82} \Rightarrow F_{7}=F_{72}$$

 $F_{7}=\frac{26mV}{5.2k}$

b) ac eq.




c)
$$V_0 = -\beta i_{b_1} \cdot 10k = -\beta i_{b_1} \cdot 10k$$

emitter node: $(\beta+1) i_{b_1} + (\beta+1) i_{b_2} = \frac{V_e}{qk}$
 $\frac{V_d}{2} - \frac{V_e}{2} = \frac{V_e}{2} - \frac{V_e}{2} = \frac{V_e}{2}$
 $\frac{V_d}{2} - \frac{V_e}{2} = \frac{V$


$$\frac{U_d}{2} = \sqrt{\pi} i_b$$


$$\frac{U_0}{U_d} = \frac{-\beta \cdot 90k}{2 \sqrt{\pi}} = -95.19i$$

2. (20 points) Figure below illustrates an alternative implementation of a differential amplifier. Draw the small signal ac equivalent circuit. Calculate the differential voltage gain parametrically. (Calculate $\frac{v_{out1} - v_{out2}}{v_{in1} - v_{in2}}$). Assume Q₁ and Q₂ are matched and Q₃ and Q₄ are matched. Please DO NOT ignore r₀. Please WRITE CLEARLY, NO PARTIAL GRADE IF I CANNOT READ!!



4






(II) At the circuit given at (I), $C1=10000\mu F$, $V2=15000\mu F$, $V\gamma=1$ Volts. Each of the secondary winding of the transformer has the transformer ratio of 20:1. Please answer the following:

- a) (5 points) Find the ripple voltage on $V_{O1}(t)$ and $V_{O2}(t)$.
- b) (5 points) Find the peak reverste voltages on diodes D1 and D2.
- c) (5 points) Plot $V_{O1}(t)$ and $V_{O2}(t)$ on the same graph showing the voltages and timing properly.
- d) (5 points) Would you get electric shock if you touch the points marked A,B and C. Please answer and explain each one seperately.
- e) (5 points) At the circuit given at (II), a regulator circuit and the V-I characteristics of the zener diode used at the regulator is given. The ranges of v_{in} and Io are given as follows; 12V<v_{in}<20V and 10mA<Io<30mA. Find the value of R which preserves regulation and which minimizes the zener diode power dissipation at the same time.

2. (15 points) For the circuit shown below, the capacitor voltage varies between 13V and 18V. Let $V_{\gamma} = V_{ON} = 1.5V$ and $V_{Z} = 12V$. The DC output current requirement is between $200mA > I_{O} > 20mA$. Also assume that $R = 15\Omega$ and C = 1mF. What is the minimum power rating of the zener diode? Calculate source and load regulation. (Hint: What is the maximum power dissipation that the zener diode has to tolerate?)




bomer F

$$I_z(max) \cdot V_z(max) = \left[\frac{18^{v}-12^{v}}{15 L^2} - 20 mA\right] \cdot 12^{v}$$

source regulation =
$$\frac{12-12}{12} = 0 \%$$

load regulation =
$$\frac{12-12}{12} = 0 \%$$


5. (25 points) Design a <u>full-wave regulated</u> power supply using 10:1 center-tapped transformer and an 8 V Zener diode. The power supply must provide a constant 8 V to a load varying from 150 to 400 Ω . The input voltage is 240 V (rms), 50 Hz. You may use ideal diodes with $V_{\gamma} = V_{ON} = 0V$. The power rating of the Zener diode is 1.5 W.




=) R < 800 SZ

choose C very large!

- 2. (25 points) For the following BJT amplifier circuit, let $\beta = 120$ and $V_{BE(ON)} = 0.7V$. You are given that $I_{CQ} = 4.21374$ mA and the small-signal parameters are $r_{\pi} = 740.435\Omega$ and $g_m = 162.067$ mA/V. Assume that the output coupling capacitor (C₂) is very large and the lower and upper corner frequencies are far apart.
 - a. Draw the small-signal ac equivalent circuit and determine the small-signal midband voltage gain, $A_v = v_{out}/v_{in}$.
 - **b.** Find the corresponding 3dB lower corner frequency by taking into account the effect of input coupling capacitor (C_1) , only.
 - c. Find the corresponding 3dB upper corner frequency by taking into account the effect of load capacitor (C_L), only.
 - d. Considering the combined effect of both capacitors (C₁ and C_L), sketch the Bode plot for the magnitude of the voltage gain of the amplifier.




- 4. (30 points) Consider the single stage FET amplifier shown in the figure. The transistor parameters are $|K_n| = 1mA/V$ and $|V_t| = 3V$. The DC solution of the circuit yields a quiescent-point drain current of 5.36 mA.
 - a. Find the midband gain $A_v = v_o/v_m$ in dB units.
 - b. Determine the maximum peak-to-peak undistorted output voltage swing, V_{pp}
 - c. Determine the values of C_1 and C_2 so that the corner frequencies due to the input and output coupling capacitors are the same and equal to 100 Hz. Assume that the bypass capacitor C_S is short circuit at this frequency.
 - d. Using the capacitor values found in the previous part, determine the lower 3dB corner frequency of the amplifier due to the combined effect of both coupling capacitors, again assuming that the bypass capacitor C_S is short circuit at 100 Hz.
 - e. Determine the smallest possible value of C_S such that the corner frequencies associated with this capacitor are below 10 Hz.
 - f. Determine the higher 3-dB corner frequency of the amplifier and draw the overall frequency-response. Use $C_{gs} = C_{gd} = 1$ pF.




a)
$$g_m = 2\sqrt{K_n I_D} = 4.63 \text{ mA/}$$

$$V_0 = -g_m V_{in} (2k/1k) = > A_U = -3.0869$$



- 4. (30 points) The circuit below is called a boot-strapped follower. Assume that $\beta=100, V_A \rightarrow \infty, V_{BE(ON)} = 1V \text{ and } V_{CE(SAT)} = 0.2V.$
- (a) Find the DC emitter current and g_m .
- (b) Determine the input resistance and the voltage gain, $A_v = v_{out}/v_{sig}$
- (c) Repeat part (b) for the case when C_B is open circuited. Compare the results. What are the advantages of bootstrapping? Explain!



$$4.5^{\circ} = 1^{\circ} + I_{B} \cdot 20k + I_{E} \cdot 2k$$
 $3.5^{\circ} = I_{B} \cdot 222k \Rightarrow I_{B} = 15.766 \text{ MA}$
 $I_{C} = 1.576 \text{ mA}$
 $I_{E} = 1.592 \text{ mA}$
 $g_{m} = \frac{I_{C0}}{nV_{T}} = \frac{1.576 \text{ mA}}{26 \text{ mV}} = 60.615 \text{ mS}/$
 $I_{R} = \frac{nV_{T}}{I_{B0}} = 1.649 \text{ k}\Omega$

$$V_{out} = \frac{100i_b + i_b + i_b \frac{\pi}{10k}}{10k} (10k/12k)$$

$$V_{s} = V_{out} + i_b r_{\pi} + 10k (i_b + i_b \frac{r_{\pi}}{10k})$$


$$A_{v} = \frac{101 + \frac{\pi}{10k}}{10k} (10k/12k) + 2r_{\pi} + 10k$$

$$(101 + \frac{\pi}{10k}) (10k/12k) + 2r_{\pi} + 10k$$

$$R_{in} = \frac{V_{out} + i_b r_{\overline{n}}}{i_n} = \frac{168.60k}{1+\frac{r_{\overline{n}}}{10k}} = \frac{168.60k}{1.1649} = \frac{(101.1649)(1.667k)}{168.60k + 10k + 3.298k} = \frac{168.60k}{181.898k} = 0.926$$

$$R_{in} = \frac{144.7652}{144.7652}$$

3. (30 points) Gilbert's boss asked him to design the amplifier shown below and he expects to know what is the maximum voltage gain (does not have to be symmetric) that can be achieved with this stage. Please help Gilbert to find the maximum possible gain v_o/v_m and determine the value of collector resistance, R_C , and the DC collector current, I_{CO} . Assume that $\beta=199$, $V_A \to \infty$, $V_{BE(ON)}=1V$ and $V_{CE(SAT)}=0.2V$. Show the transistor operating point (Q-point) of your design on a proper current-voltage graph of the transistor. Explain why you chose this Q-point. Hint: Consider the maximum possible peak gain. Show all steps clearly!



choose Rc to operate
$$\frac{ACT/SAT}{0.5k}$$

$$I_{E_1} = \frac{-1^{V} - (-10^{V})}{0.5k} = 18mA$$

$$I_{E_1} = \frac{18mA}{200} = 90\mu A$$

$$I_{C_1} = \beta I_{B_1}$$

$$I_{C_1} = 90\mu \cdot 199 = 17.91mA$$

$$I_{C_1} = 90\mu \cdot 199 = 17.91mA$$


$$R_{C_1} = \frac{10^{V} - (-1^{V} + 0.2^{V})}{17.91m} = 603.52$$

$$R_{C_2} = \frac{10^{V} - (-1^{V} + 0.2^{V})}{17.91m} = 603.52$$


$$R_{C_1} = \frac{10^{V} - (-1^{V} + 0.2^{V})}{90\mu A} = 0.288kS$$

$$R_{C_1} = \frac{10^{V} - (-1^{V} + 0.2^{V})}{90\mu A} = -1.196$$

- 3. (30 points) The figure shown below is a scheme for coupling and ampifying a high frequency pulse signal. The circuit utilizes two MOSFETs whose bias details are not shown and a 50- Ω coaxial cable. The transistors are identical. Transistor Q_1 operates as a common-source amplifier and Q_2 as a common-gate amplifier. For proper operation, transistor Q_2 is required to present a 50- Ω resistance to the cable. This situation is know as "proper termination" of the cable and ensures that there will be no signal reflection coming back on the cable. When the cable is properly terminated, its input resistance is 50Ω .
 - a. What must g_{m2} be?
 - b. If Q_1 is biased at the same point as Q_2 , what is the amplitude of the current pulses in the drain of Q_1 ?
 - c. What is the amplitude of the voltage pulses at the drain of Q_1 ?
 - d. What value of R_D is required to provide 1-V pulses at the drain of Q₂?




- 3. (25 points) The MOSFETs in the circuit below are matched, having $K_n = K_p = 1$ mA/V² and $|V_t| = 0.5V$. The resistance R = 1 M Ω .
 - a. For G and D open, what are the drain currents I_{D1} and I_{D2}?
 - b. For $r_0 \to \infty$, what is the voltage gain of the amplifier from G to D?
 - $_{\Box}$ c. For finite r_0 ($|V_A| = 20V$), what is the voltage gain from G to D?
 - d. For finite r_0 ($|V_A| = 20V$), what is the input resistance at G?



Rin = 1 M.R (Uins) = 10.8 (1+39.59

1 Rin = 24.634 kJZ


1. (20 points) This is a design question. You are expected to apply concepts you learned in the class. Use a 6-Volt supply with an NMOS transistor for which V_{Th} =1.2^V, K_n =3.2mA/V². Provide a design which biases the transistor at I_{DQ} =2 mA with a 4-Volt peak-to-peak symmetric undistorted voltage swing at the drain. Use $22M\Omega$ as the largest resistor in the feedback-bias network. Choose values for $R_{\rm D}$, $R_{\rm G1}$ and $R_{\rm G2}$ specifying values to two significant digits. Please answer the following parts below for guidance. No partial credit for subsections. Please be careful with your calculations, use a calculator if necessary.



a. (2 points) Find the DC gate-to-source voltage,
$$V_{GSQ}$$
, if I_{DQ} =2 mA
$$I_D = K_D \left(V_{GS} - V_{Th} \right)^2 = 2 mA$$

$$K_D = 3.2 mA/V^2 \qquad V_{Th} = 1.2^V$$


b. (3 points) Draw the small signal ac equivalent circuit.



c. (2 points) Find a relation between i_d and v_{ds} (ac signals) and determine the slope of the ac load line parametrically.

Slope =
$$\frac{-1}{R_{ac}} = \frac{-1}{R_{D} / (R_{G_1} + R_{G_2})}$$

d. (3 points) On the i_D vs v_{DS} (total signals) axes, plot the total load line. Label the Qpoint, I_{DQ}, V_{DSQ}. Also show and label, on this plot, the point V_{DST} and I_{DT} corresponding to (SAT)-(NON-SAT) state boundary for the swing.



e. (2 points) Given that the designed amplifier should have 4V peak-to-peak

symmetric undistorted output voltage swing. Find the value of
$$R_{ac}$$
.

$$R_{ac} = 1 \text{ k S2} \qquad \text{Since} \qquad \text{V}^{+} = \text{V}^{-} = 2 \text{ } \qquad \text{I}_{Dq} R_{ac} = 2 \text{ } \qquad \text{I$$

f. (8 points) Find the values of R_{G1} , R_{G2} , and R_D .