


Q4. (20 points) For the JFET amplifier circuit shown below, you are given that $I_{DSS} = 16 \text{ mA}$, $V_P = -4 \text{ V}$ and $I_{DQ} = 4 \text{ mA}$. Assume that the capacitor values are very large.

- Draw the small-signal ac equivalent circuit and calculate the small-signal parameter g_m of the transistor.
- Find the input resistance (R_{in}) and the output resistance (R_{out}) of the amplifier.
- Determine the voltage gain, $A_v = v_{out} / v_{in}$.
- Find the maximum possible peak-to-peak undistorted symmetric output voltage swing.



$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$V_{GS} = V_P \left(1 - \sqrt{\frac{I_D}{I_{DSS}}}\right)$$


$$V_{GSQ} = (-4) \left(1 - \sqrt{\frac{4}{16}}\right) = -2 \text{ V}$$

$$g_m = \frac{\partial I_D}{\partial V_{GS}} \bigg|_{V_{GS}=V_{GSQ}} = \frac{2 I_{DSS}}{(-V_P)} \left(1 - \frac{V_{GSQ}}{V_P}\right)$$

$$g_m = \frac{(2)(16)}{4} (1 - 0.5) = 4 \text{ mA/V}$$

SOLUTION:

(a) Assume that the capacitors are short circuit in ac analysis.



$$i_d = \frac{-v_{ds}}{R_D \parallel R_L}$$

ac load line

(b) $R_{in} = R_1 \parallel R_2 = 18 \text{ k}\Omega$

To find R_{out} , we kill v_{in} . Then $v_{gs} = 0$ and $i_d = 0$.

Therefore, $R_{out} = R_D = 2 \text{ k}\Omega$

(c) $v_{out} = -g_m v_{gs} (R_D \parallel R_L)$ where $v_{gs} = \frac{R_1 \parallel R_2}{R_{sig} + R_1 \parallel R_2} v_{in}$


$$A_v = \frac{v_{out}}{v_{in}} = -g_m (R_D \parallel R_L) \left(\frac{R_{in}}{R_{sig} + R_{in}} \right)$$

$$A_v = -5.838$$

(d) $V_{DS} = V_{DD} - I_D(R_D + R_S)$ dc load line: slope = $\frac{-1}{R_D + R_S} = -\frac{1}{3k\Omega}$

$V_{DSQ} = 20 - (4mA)(3k\Omega) = 8V$ +1

$i_d = -\frac{V_{DS}}{R_D || R_L}$ ac load line: slope = $\frac{-1}{R_D || R_L} = -\frac{1}{1.5k\Omega}$



On the boundary curve between SAT and NON-SAT regions

$$V_{DST} = V_{GST} - V_P \Rightarrow i_{DT} = \frac{I_{DSS}}{V_P^2} V_{DST}^2$$

Using ac load line, we can write that

$$\frac{i_{DT}}{V_{DST} - 14} = \frac{-1}{R_{ac}} \Rightarrow i_{DT} = \frac{14 - V_{DST}}{R_D || R_L} = \frac{I_{DSS}}{V_P^2} V_{DST}^2$$

$$\frac{14 - V_{DST}}{1.5k\Omega} = \frac{16mA}{16} V_{DST}^2$$

$$1.5 V_{DST}^2 + V_{DST} - 14 = 0$$

+3 $V_{DST} = 2.73985V \rightarrow i_{DT} = 7.5068mA$ and $V_{GST} = 0.73985V$

Max. possible positive peak of v_{ds} is 6V.


Max. possible negative peak of v_{ds} is 5.2602V



Therefore,

$$V_{pp} = 2 \min(5.2602, 6) = 2(5.2602)$$

$V_{pp} = 10.52$ +1

3. (20 points) Consider the single stage MOSFET amplifier shown in the figure. Your aim is to find the quiescent drain current I_{DQ} so that the maximum undistorted (unclipped) peak-to-peak output voltage swing is as large as possible for a given set of R_D , R_S , R_L , and V_{DD} . Derive an equation for I_{DQ} in terms of the given set of values plus the MOSFET parameters K_n and V_{TH} .





$$\left. \begin{aligned} i_d &= g_m v_{gs} \\ v_{ds} &= -g_m v_{gs} (R_D // R_L) \end{aligned} \right\} i_d = - \frac{v_{ds}}{(R_D // R_L)}$$

$$R_{ac} = -R_D // R_L$$

$$I_{DQ} \cdot R_S + V_{DSQ} + I_{DQ} R_D = V_{DD}$$

$$V_{DSQ} = V_{DD} - I_{DQ} (R_D + R_S)$$

$$V_{DS_T} = V_{GS_T} - V_{TH}$$

$$I_{D_T} = 2I_{DQ} = K_n (V_{GS_T} - V_{TH})^2$$


$$I_{D_T} = 2I_{DQ} = K_n (V_{DS_T})^2$$

$$2I_{DQ} = K_n [V_{DSQ} - I_{DQ} (R_D // R_L)]^2$$

$$2I_{DQ} = K_n [V_{DD} - I_{DQ} (R_S + R_D) - I_{DQ} (R_D // R_L)]^2$$

1. (30 points) Given $I_{DSS} = 15\text{mA}$ and $V_p = -5\text{V}$. Assume that the capacitor values are very large. Design the following FET amplifier circuit.

- Find the value of R_2 such that the transistor operates at the edge of the SAT and NON-SAT regions.
- Find the value of R_2 such that the undistorted symmetric output voltage swing is as large as possible. And determine the value of the undistorted symmetric output voltage swing ($V_{\text{peak-to-peak}}$).



SOLUTION:

(a) At the edge of the SAT and NON-SAT regions:

$$V_{DST} = V_{GST} - V_p$$

$$+2 \quad V_{DST} = V_{DD} - I_{DT} R_S \quad (\text{KVL})$$

$$V_{DST} = V_{DD} - \frac{I_{DSS} R_S}{V_p^2} (V_{GST} - V_p)^2$$

$$V_{DST} = V_{DD} - \frac{I_{DSS} R_S}{V_p^2} V_{DST}^2$$

$$0.6 V_{DST}^2 + V_{DST} - 10 = 0$$

$$+5 \quad \boxed{V_{DST} = \frac{10}{3} \text{V}} \quad \text{must be positive}$$


$$\text{Then } V_{GST} = V_{DST} + V_p = \frac{10}{3} - 5$$

$$\boxed{V_{GST} = -\frac{5}{3} \text{V}}$$

$$I_{DT} = \frac{V_{DD} - V_{DST}}{R_S} = \frac{10 - 10/3}{1\text{k}\Omega} \Rightarrow \boxed{I_{DT} = \frac{20}{3} \text{mA}}$$

$$V_G = V_{GST} + I_{DT} R_S = -\frac{5}{3} + \left(\frac{20}{3} \text{mA}\right)(1\text{k}\Omega) \Rightarrow \boxed{V_G = 5\text{V}}$$

$$\text{Therefore, } R_1 = R_2 \text{ and } \boxed{R_2 = 2.7\text{M}\Omega} \quad +5$$



To obtain max. undistorted symmetric output voltage swing, Q-point must be in the middle of SAT region.

$$\text{Then } I_{DQ} = \frac{I_{DT}}{2} = \boxed{\frac{10}{3} \text{mA}}$$

$$V_{DSQ} = V_{DD} - I_{DQ} R_S = \boxed{\frac{20}{3} \text{V}} \quad +4$$

$$V_{GSQ} = V_p \left(1 - \sqrt{\frac{I_{DQ}}{I_{DSS}}}\right) = \boxed{-2.643\text{V}}$$

$$V_G = V_{GSQ} + I_{DQ} R_S = 0.6903\text{V}$$

$$V_G = \frac{R_2}{R_1 + R_2} V_{DD}$$

$$\boxed{R_2 = 200.2\text{k}\Omega} \quad +6$$

$$+5 \quad V_{PP} = 2 \left(\frac{10}{3}\right) = \boxed{\frac{20}{3} \text{V}} \quad \text{maximum.}$$