


1. Perform DC analysis on the circuit shown in the figure below involving an n-channel JFET: The quiescent value of V_{DS} is desired to be $V_{DSQ} = 5 \text{ V}$. If $I_{DSS} = 10 \text{ mA}$, determine I_{DQ} , V_{GSQ} , and V_P . Write your answers in the box below; only the values there will be taken into consideration when grading.

I_{DQ}	V_{GSQ}	V_P
4.67 mA	-1.82 V	-5.75 V

4.67 mA -1.82 V -5.75 V



$$V_{DS} = V_{DD} - I_D \cdot (R_S + R_D)$$

$$5 \text{ V} = 12 \text{ V} - I_D \cdot (0.5 + 1) \Rightarrow I_{DQ} = 4.67 \text{ mA}$$

$$V_S = I_D \cdot R_S = (4.67) (0.5) = 2.33 \text{ V}$$

Voltage divider since no current into gate:

$$V_G = \frac{R_2}{R_1 + R_2} \cdot V_{DD} = \frac{20}{450 + 20} \cdot 12 = 0.511 \text{ V}$$

$$V_{GSQ} = V_G - V_S = 0.511 - 2.33 = -1.82 \text{ V}$$

$$I_D = I_{DSS} \cdot \left(1 - \frac{V_{GS}}{V_P}\right)^2 \Rightarrow 4.67 = 10 \cdot \left(1 - \frac{(-1.82)}{V_P}\right)^2$$

$$\Rightarrow V_P = -5.75 \text{ V}$$

Grading Key for Problem 1

This problem aims to test skills in DC analysis using basic operational characteristics of JFETs.

Correct application of KVL to the JFET analysis: 5 pts

Correct determination of I_{DQ} : 5 pts

Knowledge that negligible current flows into the gate (and that therefore a voltage divider is formed): 5 pts


Correct determination of the V_{GSQ} result: 4 pts

Application of the correct current expression in saturation mode: 4 pts

Determination of the correct V_p : 2 pts (1 pts only if sign is incorrect).

2. Consider the circuit shown in the figure. The n-channel enhancement-mode transistor's threshold voltage is $V_{TN} = 0.4$ V. The voltage drop across R_S is required to be 0.20 V. Design the transistor K_n such that $V_{DS} = V_{DS}(\text{sat}) + 0.4$ V, and find R_1 and R_2 such that $R_{in} = 200$ k Ω . Write your answers in the box below; only the values there will be taken into consideration when grading.

K_n	R_1	R_2
1.25 mA/V^2	$360 \text{ k}\Omega$	$450 \text{ k}\Omega$



$$V_S = 0.2 \text{ V} = I_D \cdot R_S = I_D \cdot 1 \text{ k}\Omega$$

$$I_D = 0.2 \text{ mA}$$

We know the transistor is in SAT mode,

Given $V_{DS} = V_{DS}(\text{sat}) + 0.4 \text{ V}$, using KVL,

$$\text{We have: } V_{DS} = V_{DD} - I_D \cdot (R_D + R_S) = 1.8 \text{ V} - 0.2 \text{ mA} \cdot (4 \text{ k}\Omega + 1 \text{ k}\Omega)$$

$$V_{DS} = 0.8 \text{ V}$$

$$\text{Then } \underbrace{V_{DS}(\text{sat})}_{V_{DS}} = \underbrace{0.8 \text{ V}} - \underbrace{0.4 \text{ V}}_{\text{given}} = 0.4 \text{ V}$$

The condition for saturation limit is:

$$V_{DS}(\text{sat}) = V_{GS} - V_{TN} \Rightarrow \underbrace{0.4}_{V_{DS}(\text{sat})} = \underbrace{V_{GS}} - \underbrace{0.4}_{V_{TN}}$$

$$\Rightarrow V_{GS} = 0.8 \text{ V}$$

In SAT mode, $I_D = K_n \cdot (V_{GS} - V_{TN})^2$

$$\Rightarrow 0.2 \text{ mA} = K_n \cdot (0.8 \text{ V} - 0.4 \text{ V})^2 \Rightarrow K_n = 1.25 \text{ mA/V}^2$$

Using KVL, $V_G = V_{GS} + I_D \cdot R_D = 0.8 \text{ V} + (0.2 \text{ mA}) \cdot (1 \text{ k}\Omega) = 1.0 \text{ V}$

Since $R_{in} = R_1 \parallel R_2$, $V_G = 1 \text{ V} = \frac{R_2}{R_1 + R_2} \cdot V_{DD} = \frac{1}{R_1} \cdot (200) \cdot (1.8) \Rightarrow R_1 = 360 \text{ k}\Omega$

$$R_1 \parallel R_2 = R_{in} = 200 \text{ k}\Omega \text{ (specified)} \Rightarrow R_2 = 450 \text{ k}\Omega$$

Grading Key for Problem 2

Recognition that the transistor is in saturation mode: 4pts

Correct application of KVL to determine the Q-point values: 4pts

Correct determination of the numerical values: 7pts

Usage of the voltage divider feature in finding R_1 and R_2 : 4pts

Correct determination of the values of R_1 and R_2 : 6pts