



Faculty of Engineering and Technology
Electrical and Computer Engineering Department
DIGITAL ELECTRONICS AND COMPUTER
ORGANIZATION LABORATORY

ENCS2110

TASK3 LAB8

Student name: Saja Asfour

Student ID: 1210737

Instructor name: Bilal Karaki

Teacher name: katyADI


Section number:8

3-First: Use Verilog HDL to implement a 2-bit counter with direct reset input (RESET).

```

1  module counter2bit(clk,rst,enable,count,en_o);
2      input clk,rst,enable;
3      output reg [1:0] count;
4      output reg en_o;
5      always@ (posedge clk)
6      begin
7          if(rst)//rst==1'b1;
8          begin
9              count <=0;
10             end
11         else if(enable)
12         begin
13             count <=count+1;
14         end
15     end
16 endmodule

```




Second: Use Verilog HDL to implement a 2-to-4 Decoder:

```

1  module dec2(a,T0,T1,T2,T3);
2      input  [1:0]a;
3      output reg T0,T1,T2,T3;
4      always@(a)
5      begin
6          if(a==0) begin T0=1;
7              T1=0;
8              T2=0;
9              T3=0;
10         end
11         else if(a==1)begin T0=0;
12             T1=1;
13             T2=0;
14             T3=0;
15         end
16         else if(a==2)begin T0=0;
17             T1=0;
18             T2=1;
19             T3=0;
20         end
21         else begin T0=0;
22             T1=0;
23             T2=0;
24             T3=1;
25         end
26     end
27 endmodule

```



Third :Create schematic symbols for both the counter and decoder , then connect them as shown in figure below:

