

Faculty of Engineering and Technology
Electrical and Computer Engineering Department
DIGITAL ELECTRONICS AND COMPUTER
ORGANIZATION LABORATORY
ENCS2110

TASK3 LAB8

Student name: Saja Asfour

Student ID: 1210737

Instructor name: Bilal Karaki

Teacher name: katy sadi

Section number:8


3-First: Use Verilog HDL to implement a 2-bit counter with direct reset input (RESET).

```
module counter2bit(clk,rst,enable,count,en_o);
input clk,rst,enable;
output reg [1:0] count;
output reg en_o;
always@ (posedge clk)

begin
if(rst)//rst==1'b1;
begin
count <=0;
end
else if(enable)
begin
count <=count+1;
end
end
end
end
end
endmodule</pre>
```



Second: Use Verilog HDL to implement a 2-to-4 Decoder:



Third: Create schematic symbols for both the counter and decoder, then connect them as shown in figure below:

