KHULNA UNIVERSITY OF ENGINEERING & TECHNOLOGY

Department

Of

Computer Science and Engineering



SESSIONAL REPORT

On

Design of SAP-1 Architecture

Course No: CSE 4224

Course Title: Digital System Design

Submitted by-Kazi Nasim Imtiaz Hasan 1607097 4th Year, 2nd Term

Submitted by-Sajal Basak Partha 1607101 4th Year, 2nd Term

Date of Submission: 15-06-2021

Objectives:

The purpose of this project are given below:-

- (i) To learn about SAP-1 computers.
- (ib To learn about dibberent components of SAP-1 computer.
- (iii) To design a SAP-1 computer using logisim.

Introduction:

The simple-as-possible (SAP-1) computers is a very basic model of miero processor explained by Albert Paul Malvino. The SAP-1 Design contains the basic necessities from a functional micro-processor. Its preimary purpose is to develop basic underestanding of how a microprocessor works interacts with memory and other parts of the system like input and output. The instruction set is very limited and simple. SAP-1 is the first state in the evaluation towards modern computers.

Fig-1 shows the anchitecture of SAP-1 a bus organised computer. All registers outputs to the co bus are three-state this allows orderly transfer of data. All other registers outputs are two state, these outputs continuously drive the boxes they are connected to.




Figure 1: SAP-1 anchitecture

Program Counter:

The program counter is rused to 0000 betore each computer run. When the computer run begins, the PC sends address 0000 to memory. The PC then is incremented to get 0001. Abter the birst instruction is botched and executed, the PC sends address 0001 to memory. Again the PC sends is incremented. Abter the second instruction is betched and executed, the PC sends next address to memory. In this way, PC is keeping track of the next instruction to be betched and executed.

Input and MAR:

It includes the address and data switch registers. These switch registers which are a part of input unit, allow to send 4 address bits and 8 data bits to the RAM. As recalled, instruction and data words are written into RAM before a computer run.

The MAR is part of SAP-1 memory. During a computer run, the address in Pe is latered into MAR. A bit later, the MAR applies this 4-bit address to RAM cohere a read operation is personmed.

The RAM:

The RAM is a 16x8 static TTL RAM. This allows one to store a program and data in the numbery before computer trun. During a computer trun. RAM receives a 4-bit addresses broom MAR and a read operation is performed. In this way, the data on instruction word in RAM is placed

on the wobus bore use in some other part of the computer.

Instruction Registers (IR):

IR is a part of control unit. To betch an instruction the computer does a memory operation. This places the contents of addressed memory location on wo bus. At the name time. IR is not up bore loading on the next positive clock edge. The contents of the IR are split into two nibbles. The upper nibble is a two-state output that goes directly to the block labeled "control-sequences". The other lower nibble is a three state output that is redd into wo bus when needed.

Control-requercer:

Bebore each computer run a $\overline{\text{CLR}}$ is sent to PC and a CLR signal to the IR. This resets the PC to 0000 and wiples. Out the Last instruction to the IR.

A clock signal is CLK is sent to all bubber tregisters. this synchronizes the operation of the computer, ensuring that all register transfer occur on the positive edge of common CLK signal.

The 12 bits that come out of controllers brom a word controlling the rust of the computer. The 12 wines corraying the control word are called the control bus.

CON = CPEPLM CE [, E, LAEA SUEU [BLo

this word ditermines how the registers will react to the next positive chock edge.

Accumulator:

An accumulatore (A) is a bubber registere that stones intermediate answers. During a computer un run. It has two outputs. The two-state output goes directly to adder - subtractore. The three-state output goes to the w-bus. Therebone, the 8 bit accumulators would continuously drives the adder-subtractore. The name world appears on w bus when EA Is high.

The Adder-Subtractore:

SAP-1 uses a 2's complement addern-subtractor. When Su is low, the sum output ob addern-subtractor is

when su is high, the dibbettence appears

$$A = A + B'$$

H in asynchπonous. When Eu is high, the contents appear on the ω bus.

B register:

The Bregister is another bubber register. It is used to in anithmetic operations. A low IB and positive clock edge load the word on wow into B register. The two-state output of B register drives the adder-subtractor inupping the number of to be added on subtracted broom the contents of the accumulator.

Output registere:

At the end of computer run, the accumulator contains the answer to the problem being solved. When Existing high and to is low the next positive clock edge loads the accumulator word into the output registers.

The output registers in obten called an output point because processed data can leave the computer through this registers.

Binary Display:

The binary display is a now of eight LEDs. Because each LED connects to one blip-blop ob the output port, the binary display shows the contents of the output port.

Instruction net of SAP-1;

The SAP-1 instruction set bollows:


1. LDA: LDA stands bors "Load the Accumulator". A compute LDA instruction includes the hexadecimal address of the data to be loaded.

11. ADD: A compute ADD instruction includes the address obthe word to be loaded added for instance. ADD 9H means "add the contracts ob memory location 9H to accumulation, replace the original contents of accumulators

ob word to be subtracted. For example, SUB CH means subtract the contents ob memory locations CH brom the content of the accumulators.

IV. OUT: The OUT Instruction tells the SAP-1 computer to thanster the accumulator contents to the output point. Out is computed by itself, you do not have to include an address when using OUT because the instruction doesn't involve data in the memory,

V. HIT: HIT stands but hait. It talks the computers to stop processing data. HIT makes the end ob a program. You must use a HIT instruction at the end ob every SAP-1 program.



Conclusion:

In this project, we learnt about SAP-1 computers durign process. We also learnt how to design every components ob SAP-1 computer in Logisim. We implemented SAP-1 computer in Logisim using those components. Finally we rean a progream in Logisim and checked the output using LEDs and display module.