
Digital System Fundamental [Introduction to VHDL]

Charoen Vongchumyen

Computer engineering
King Mongkut's Institute of Technology Ladkrabang, Thailand





2 VHDL: Tong+ Oct 2023



VHDL



- What is VHDL?
- Why we have to learn VHDL?
- How do we learn VHDL?
- When do we learn VHDL?
- Where do we learn VHDL?



Digital design



What is Digital design & Why?

4 VHDL: Tong+ Oct 2023


Introduction & Overview




What is VHDL?



- VHSIC (Very High Speed Integrated Circuit)
 Hardware Description Language
- Modeling DIGITAL Electronic Systems
- Both Concurrent and Sequential statements






6 VHDL: Tong+ Oct 2023



VHDL History






- Department of Defense (DoD) developed in 1981
- IEEE 1076-1987 Standard (VHDL'87)
- IEEE 1076-1993 Standard (VHDL'93)



VHDL Limitation







Hardware Description Language (HDL)



"The VHDL is a software programming language used to model the intended operation of a piece of hardware, similar to Verilog-HDL."

Use of the VHDL Language

- 1. **Documentation Language**: To provide human and machine readable documentation
- 2. **Design Language**: To provide a structure reflecting hardware design and hierarchy and provide methods to handle complexity by partitioning the design.



Hardware Description Language (HDL)



VHDL

Language

Synthesizable


- 3. **Verification Language**: To provide a concurrent method verifying hardware interaction and provide constructs for stimulating a design.
- 4. **Test Language**: To provide ability to generate test vectors, multiple testbench strategies and method to write self checking code.
- 5. Synthesis Language: To provide high-level constructs that can be translated to Boolean equations and then translate them to gate as well as to provide

constructs that can be optimized.



Electronic System Design








Top-Down Design





The top-level system is modeled for functionality and performance using a high-level behavioral description.

Each major component is modeled at the behavioral level and the design is simulated again for functionality and performance.

Each major component is modeled at the gate level and the design is simulated again for timing, functionality and performance.




Levels of Abstraction: Capture



V H D L Editing VHDL Code Block Capture System Level Tools

Schematic Capture


Layout Tools





Levels of Abstraction: Definition








Tradeoffs Between Abstraction Levels







The Benefits of Using VIIDL




- Design at a higher level
 - Find problems earlier
- Implementation independent
 - ► Last minute changes
 - > Delay implementation decisions
- Flexibility
 - >Re-use
 - ➤ Choice of tools, vendors
- Language based
 - Faster design capture
 - Easier to manage


Digital design with FPGA & CPLD




Standard IC









DIP Package

4 Nand gate

Dual binary counter



Evolution on digital design



TTL = Transistor Transistor Logic

CMOS = Complementary Metal Oxide Silicon

PLD = Programmable Logic Device

CPLD = Complex Programmable Logic Device

FPGA = Field Programmable Gate Array




CPLD





Xilinx XC9536XL 800 Gates






FPGA





Xilinx
Spartan-II XC2S15
15,00 Gates




- $\bullet \ Delay\text{-}Locked \ Loop \ (DLL)$
- Configurable Logic Block (CLB)



FPGA, CPLD & MCU






Embedded MCU in FPGA: PicoBlaze

System On a Chip(SOC)



FPGA & CPLD Design flow







Design process



Design entry

- > Schematic
- > HDL: VHDL, Verilog
- > State diagram

Design synthesis

- > Netlist files
- > XST
- > EDIF



Design process



Design testing & Verification

- > Behavioral simulation
- > Functional simulation
- > Timing simulation


Design implementation


- ➤ Translate (Netlist + Constrains)
- Mapping
- ➤ Place & Route
- > Programming file generation
- > Fitting (CPLD)
- Programming (.bit, .jed)




ISE WebPACKIM













Development board





- Performance
- Reliability
- Functionality
- Reasonable price





www.ailogictechnology.com

VHDL Basic & introduction



VHDL Structural elements



Entity declaration

- ➤ Interface definition
- ➤ Input and output signal (Ports)

Architecture

- > Architecture body
- > Relation of input and output
- Circuit behavior

Package

➤ Library : Constants, Procedures, Data types, Components

Configuration

> Match entity declaration and architecture



VHDL Basic: Example




Input		Output				
A1	AΩ	D3	D2	D1	D0	
0	0	0	0	0	1	
0	1	0	0	1	0	
1	0	0	1	0	0	
1	1	1	0	0	0	

$$D0 = \overline{A1} \cdot \overline{A0}$$

$$D1 = \overline{A1} \cdot A0$$

$$D2 = A1 \cdot \overline{A0}$$

$$D3 = A1 \cdot A0$$





Example of 2 to 4 decoder



VHDL Basic: Example







Entity declaration

Architecture



VHDL Basic: Example



```
ชื่อเอนติดี้
                                ชนิดข้อมูล bit
                        Mode
                                               จบค้วย ";"
     entity DECODER2TO4/is
 3
          port ( AO :
                             bit:
                                                        บรรทัคที่ 2-9 เป็นประกาศใช้เอนติตี้ ซึ่งส่วนนี้จะ
                              bit:
                             bit:
                     : out
                                                        บอกว่าวงจรมีอินพุตและเอาต์พุตอะไรบ้าง
                     : out bit:
 8
                  D3 : out
                             bit);
                                                    ชื่อเอนติดี้
 9
     end DECODER2TO4;
                                   ชื่ออาชิเทกเจอร์
10
     architecture BEHAVIORAL of DECODER2TO4 is
11
12
        begin
                                                        บรรทัดที่ 11-17 เป็นอาชิเทกเจอร์บอดี้ ซึ่งส่วนนี้จะ
13
            DO <= (not A1) and (not A0);
            D1 \ll (not A1) and A0;
14
                                                        บอกว่าวงจรทำงานอย่างไร
            D2 <= A1 and(not A0);
15
            D3 <= A1 and A0;
16
                                  Operator เช่น and และ not
17
     end BEHAVIORAL:
```

VHDL 87 code



Signal Concurrency



```
architecture BEHAVIORAL of DECODER2TO4 is

begin

D3 <= A1 and A0;

D2 <= A1 and(not A0);

D1 <= (not A1) and A0;

D0 <= (not A1) and (not A0);

end architecture BEHAVIORAL;
```

Concurrent statement



Compact style



```
entity DECODER2TO4 is
                                                        การเขียนอินพุตหรือเอาต์พุตหลายตัวจะต้อง
         port ( AO, A1 : in bit;
                 DO, D1, D2, D3 : out bit);
                                                        มี "," กั้นระหว่างอินพุตหรือเอาต์พุตทุกตัว
     end DECODER2TO4;
     architecture BEHAVIORAL of DECODER2TO4 is
8
        begin
 9
           DO \ll (not A1) and (not A0);
10
           D1 <= (not A1) and A0;
11
           D2 <= A1 and(not A0);
12
           D3 <= A1 and A0;
13
    end BEHAVIORAL;
```



Bus style



```
A0 A1 A1 A1 A1 AND2 Y(1)

AND2 Y(0)

AND2 Y(0)
```

```
entity DECODER2TO4 is
 2
 3
         port ( AO, A1 : in bit;
                 Y : out bit vector(3 downto 0));
     end DECODER2TO4;
     architecture BEHAVIORAL of DECODER2TO4 is
 8
        begin
 9
            Y(0) \ll (\text{not A1}) \text{ and (not A0)};
10
            Y(1) \le (not A1) and A0;
11
            Y(2) \le A1 \text{ and (not A0)};
12
            Y(3) \ll A1 and A0;
13
     end BEHAVIORAL;
```



General Coding in VHDL



```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
                                                                               Using the package
 4
 5
     entity DECODER2TO4 is
         port ( AO, A1 : in STD LOGIC;
 6
                  Y : out STD LOGIC VECTOR(3 downto 0));
 8
     end DECODER2TO4;
                                                                               Entity declaration
 9
10
     architecture BEHAVIORAL of DECODER2TO4 is
11
        begin
12
            Y(0) \leftarrow (\text{not A1}) \text{ and (not A0)};
13
            Y(1) \ll (not A1) and A0;
            Y(2) \ll A1 and (not A0);
14
15
            Y(3) \ll A1 and A0;
                                                                               Architecture body
16
     end BEHAVIORAL;
```

2 to 4 Decoder



MUX 4:1



Cor	itrol	Output	Remark	
S1	S 0	О		
0	0	А	O = A	
0	1	В	O = B	
1	0	С	O = C	
1	1	D	O = D	

Truth table



MUX 4:1



```
library IEEE;
 3
    use IEEE.STD LOGIC 1164.ALL;
    entity MUX4TO1 is
 6
         port ( A,B,C,D,S1,S0 : in STD LOGIC;
                O : out STD LOGIC);
 8
    end MUX4TO1;
                                                                   ด้องประกาศใช้ signal เนื่องจาก
 9
                                                                   SEL ไม่มีชื่อใน port ของ entity
10
    architecture BEHAVIORAL of MUX4TO1 is
11
        signal SEL : STD LOGIC VECTOR(1 downto 0);
12
    begin
13
           SEL <= S1&SO; -- Concatenation
                                                                   การรวมชนิดข้อมูลเป็นแบบหลาย
        with SEL select
14
                                                                   บิต โดยใช้ "&" (Concatenation)
           0 <= A when "00",</pre>
15
16
                  B when "01",
17
                  C when "10",
18
                  D when others: -- SEL="11"
19
    end BEHAVIORAL;
```

Selected signal assignment, MUX 4:1



1 Bit full adder



Input			Output		
А	В	Cin	Sum	Cout	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	

Truth table



1 Bit full adder



```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
 4
    entity FULL ADDER 1BIT is
        Port ( A,B,Cin : in STD LOGIC;
 6
 7
               Cout, Sum : out STD LOGIC);
    end FULL ADDER 1BIT;
9
    architecture Behavioral of FULL ADDER 1BIT is
10
       signal X : STD LOGIC VECTOR(2 downto 0);
11
12
    begin
13
      X <= A&B&Cin;
14
    Sum <= '1' when (X="001" or X="010" or X="100" or X="111") else
15
             101:
16
    Cout <= '1' when (X="011" or X="101" or X="110" or X="111") else
17
             101:
18
    end Behavioral;
```



4 Bits adder using Generate



```
library IEEE;
 3
    use IEEE.STD LOGIC 1164.ALL;
 4
 5
    entity ADDN FOR GEN is
         Port ( A,B : in STD LOGIC VECTOR (3 downto 0);
 6
 7
                Cin: in STD LOGIC;
 8
                Cout : out STD LOGIC;
 9
                Sum : out STD LOGIC VECTOR (3 downto 0));
10
    end ADDN FOR GEN;
11
12
    architecture Behavioral of ADDN FOR GEN is
13
       component FULL ADDER 1BIT
14
            Port ( A,B,Cin : in STD LOGIC;
15
                   Cout, Sum : out STD LOGIC);
16
       end component;
17
       signal C tmp : STD LOGIC VECTOR (4 downto 0);
18
    begin
                           generate label ซึ่งควรตั้งชื่อให้สื่อความหมายด้วย
19
20
        C \text{ tmp}(0) \ll Cin;
21
22
    ADDN GEN : for I in 3 downto 0 generate
23
           ADDN BIT : FULL ADDER 1BIT
24
                      port map(A(I),B(I),C tmp(I),C tmp(I+1),Sum(I));
25
                end generate;
26
            Cout <= C tmp(4);
27
28
29
    end Behavioral;
```



N Bits adder using Generate



```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
 3
 4
 5
    entity ADDN FOR GEN is
 6
        generic (N : integer := 4);
 7
        Port ( A,B : in STD LOGIC VECTOR (N-1 downto 0);
               Cin : in STD LOGIC;
 8
               Cout : out STD LOGIC;
 9
                Sum : out STD LOGIC VECTOR (N-1 downto 0));
10
11
    end ADDN FOR GEN;
12
13
    architecture Behavioral of ADDN FOR GEN is
       component FULL ADDER 1BIT
14
15
           Port ( A, B, Cin : in STD LOGIC;
                   Cout, Sum : out STD LOGIC);
16
17
       end component;
18
       signal C tmp : STD LOGIC VECTOR (N downto 0);
19
    begin
20
       C \text{ tmp}(0) \ll Cin;
21
22
    ADDN GEN : for I in A'range generate -- A'range = N-1 downto O
23
          ADDN BIT : FULL ADDER 1BIT
24
                      port map(A(I),B(I),C tmp(I),C tmp(I+1),Sum(I));
25
               end generate:
26
27
           Cout <= C tmp(C tmp'high); --C tmp'high = N
28
    end Behavioral;
```



D Flip-Flop with Asynchronous Clear



```
library IEEE;
     use IEEE.STD LOGIC_1164.ALL;
 4
 5
     entity DFF CLR is
          port ( D,C,CLR : in STD LOGIC;
                   Q : out STD LOGIC);
 8
     end DFF CLR;
                                                                  การเปลี่ยนแปลงของอินพุต C และ CLR นั้น
 9
10
     architecture BEHAVIORAL of DFF CLR is
                                                                  จะมีผลต่อเอาต์พุตQ โดยตรง (ทันที) จึงต้อง
11
     begin
                                                                  เขียน C และ CLR ไว้ใน Sensitivity list
12
     process (C, CLR)
13
         begin
14
                    CLR='1' then Q <= '0';
             if
                                                                  C'event and C= '1' คือ C ทริกด้วยขอบขาขึ้น
หรือขอบบวก ซึ่งจะใส่วงเล็บหรือไม่ใส่ก็ได้
            elsif (C'event and C='1') then Q <= D;</pre>
15
16
            end if:
17
     end process;
18
     end BEHAVIORAL;
```



4 bits Countup Binary Counter



```
library IEEE;
                                                         เรียกใช้ Package ชื่อ std_logic_unsigned เพื่อให้ชนิด
     use IEEE.STD LOGIC 1164.ALL;
     use IEEE.STD LOGIC UNSIGNED.ALL;
                                                         ข้อมูล std logic vector สามารถใช้กับ "+" ได้
     entity COUNTER4BIT is
                                                                        signal Q_temp ไม่ใช่ Port จึงไม่มี
         port ( C,CLR : in STD LOGIC;
 8
                 Q : out STD LOGIC VECTOR (3 downto 0));
                                                                        ความจำเป็นต้องใช้ Mode "buffer"
 9
     end COUNTER4BIT;
10
11
     architecture Behavioral of COUNTER4BIT is
        signal Q temp : STD LOGIC VECTOR (3 downto 0);
12
     begin
13
14
        process (C, CLR)
15
           begin
               if CLR='1' then Q temp <= "0000";
16
               elsif C'event and C='1' then Q temp <= Q temp + 1;
17
               end if:
18
                                        ้กำหนดค่า (Assign) Q_temp ซึ่งเป็น Signal ให้กับ Q นั้นต้องทำภายนอก
19
        end process;
20
               Q <= Q temp;
                                        Process เนื่องจากการ Update ค่าของ Signal จะกระทำเมื่อจบ Process
21
     end Behavioral:
```



Decade Countup Binary Counter



```
library IEEE;
                                                      เรียกใช้ Package ชื่อ std logic unsigned เพื่อให้ชนิด
     use IEEE.STD LOGIC 1164.ALL;
     use IEEE.STD LOGIC UNSIGNED.ALL;
                                                      ข้อมูล std logic vector สามารถใช้กับ "+" ได้
     entity COUNTER10UP is
         Port ( C,CLR : in STD LOGIC;
                 Q : out STD LOGIC VECTOR(3 downto 0));
 8
 9
     end COUNTER1OUP;
10
11
     architecture Behavioral of COUNTER10UP is
12
        signal QT : STD LOGIC VECTOR (3 downto 0);
                                                                 ์เมื่อค่า QT >= 9 (หรือ Q >= "1001")
13
    begin
14
        process (C, CLR)
                                                                 แล้วมีสัญญาณนาฬิกา C ทริกด้วยขอบ
15
           begin
                                                                 ขาขึ้นจะทำให้ QT มีค่าเป็น "0000"
16
               if CLR='1' then QT <= "0000";
17
               elsif C'event and C='1' then
18
                           QT >= 9 then QT <= "0000";
19
                     else QT <= QT + 1;
20
                     end if:
21
               end if:
22
        end process;
23
           Q \ll QT;
24
     end Behavioral:
```

VHDL

END, Introduction