


Digital System Fundamental

[Introduction to VHDL]

Charoen Vongchumyen


Computer engineering
King Mongkut's Institute of Technology Ladkrabang, Thailand

Oct 2023






VHDL



- What is VHDL?
- Why we have to learn VHDL?
- How do we learn VHDL?
- When do we learn VHDL?
- Where do we learn VHDL?



Digital design




What is Digital design & Why ?



Introduction & Overview



What is VHDL?





- VHSIC (Very High Speed Integrated Circuit)
Hardware Description Language
- Modeling DIGITAL Electronic Systems
- Both Concurrent and Sequential statements







VHDL History




- Department of Defense (DoD) developed in 1981
- IEEE 1076-1987 Standard (VHDL'87)
- IEEE 1076-1993 Standard (VHDL'93)



VHDL Limitation



Digital



Analog

Now:



Soon:





Hardware Description Language (HDL)



“The VHDL is a software programming language used to model the intended operation of a piece of hardware, similar to Verilog-HDL.”

Use of the VHDL Language


1. **Documentation Language:** To provide human and machine readable documentation
2. **Design Language:** To provide a structure reflecting hardware design and hierarchy and provide methods to handle complexity by partitioning the design.



Hardware Description Language (HDL)




3. **Verification Language** : To provide a concurrent method verifying hardware interaction and provide constructs for stimulating a design.
4. **Test Language** : To provide ability to generate test vectors, multiple testbench strategies and method to write self checking code.
5. **Synthesis Language** : To provide high-level constructs that can be translated to Boolean equations and then translate them to gate as well as to provide constructs that can be optimized.







Electronic System Design





Top-Down Design



The top-level system is modeled for functionality and performance using a high-level behavioral description.

Each major component is modeled at the behavioral level and the design is simulated again for functionality and performance.

Each major component is modeled at the gate level and the design is simulated again for timing, functionality and performance.



Levels of Abstraction : Capture



V
H
D
L

*Editing VHDL Code
Block Capture
System Level Tools*

Schematic Capture

Layout Tools

Behavioral

Behavioral Synthesis

RTL

Logic Synthesis






Logic

Place and Route

Layout



Levels of Abstraction : Definition



*Hardware system specification
Standard parts models*



*ASIC/FPGA design for synthesis
Synthesizable models*




*Gate level design
PLD design*



Full custom design



Tradeoffs Between Abstraction Levels



**Faster
simulation/entry**

Less detailed

Behavioral

RTL

Logic


Layout

**Slower
simulation/entry**

More detailed



The Benefits of Using VHDL





- **Design at a higher level**
 - Find problems earlier
- **Implementation independent**
 - Last minute changes
 - Delay implementation decisions
- **Flexibility**
 - Re-use
 - Choice of tools, vendors
- **Language based**
 - Faster design capture
 - Easier to manage


Digital design with FPGA & CPLD




Standard IC



DIP Package




4 Nand gate



Dual binary counter




Evolution on digital design




- TTL** = **Transistor Transistor Logic**
- CMOS** = **Complementary Metal Oxide Silicon**
- PLD** = **Programmable Logic Device**
- CPLD** = **Complex Programmable Logic Device**
- FPGA** = **Field Programmable Gate Array**



CPLD



Xilinx
XC9536XL
800 Gates






FPGA




Xilinx
Spartan-II XC2S15
15,00 Gates



- Delay-Locked Loop (DLL)
- Configurable Logic Block (CLB)



FPGA, CPLD & MCU





Embedded MCU in FPGA : PicoBlaze

System On a Chip(SOC)




FPGA & CPLD Design flow






Design process





- **Design entry**
 - Schematic
 - HDL : VHDL, Verilog
 - State diagram
- **Design synthesis**
 - Netlist files
 - XST
 - EDIF



Design process



- **Design testing & Verification**
 - Behavioral simulation
 - Functional simulation
 - Timing simulation
- **Design implementation**
 - Translate (Netlist + Constrains)
 - Mapping
 - Place & Route
 - Programming file generation
 - Fitting (CPLD)
- **Programming (.bit, .jed)**



The screenshot shows the Xilinx ISE 10.1 IDE. The main editor window displays the VHDL code for C100UP.vhd. The code defines a C100UP entity with a 100MHz clock and a 100ns period. It includes a behavioral architecture with a process for CLR and a process for F_DV. The code is displayed in the main editor window, with the 'Processes' window on the left showing the project structure.


```

1
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.STD_LOGIC_UNSIGNIED.ALL;
5
6 entity C100UP is
7     Port ( OSC : in  STD_LOGIC;
8           PB1 : in  STD_LOGIC;
9           CLR : in  STD_LOGIC;
10          DOT : out STD_LOGIC;
11          Y : out  STD_LOGIC_VECTOR (6 downto 0);
12          COM : out  STD_LOGIC_VECTOR (1 downto 0));
13 end C100UP;
14
15 architecture Behavioral of C100UP is
16     signal C,S,C_DB,CLR,DB : STD_LOGIC;
17     signal Q_temp : STD_LOGIC_VECTOR (14 downto 0);
18     signal Q0,Q1,A : STD_LOGIC_VECTOR (3 downto 0);
19
20     begin
21
22     DB : process (OSC,PB1,CLR,DB)
23     begin
24         if CLR_DB='0' then
25             C <= '0';
26         elsif C_DB='event and C_DB='1' then
27             if PB1='0' then
28                 C <= '1';
29             end if;
30         end if;
31     end process;
32     C_DB <= not C and OSC;
33
34     F_DV : process (OSC)
35     begin
36         if OSC='event and OSC='1' then




```




Development board



- Performance
- Reliability
- Functionality
- Reasonable price



www.aiogictechnology.com




VHDL

Basic & introduction




VHDL Structural elements



- **Entity declaration**
 - Interface definition
 - Input and output signal (Ports)
- **Architecture**
 - Architecture body
 - Relation of input and output
 - Circuit behavior
- **Package**
 - Library : Constants, Procedures, Data types, Components
- **Configuration**
 - Match entity declaration and architecture



VHDL Basic : Example




Input		Output			
A1	A0	D3	D2	D1	D0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

$$D0 = \overline{A1} \cdot \overline{A0}$$

$$D1 = \overline{A1} \cdot A0$$

$$D2 = A1 \cdot \overline{A0}$$



$$D3 = A1 \cdot A0$$




Example of 2 to 4 decoder



VHDL Basic : Example



Entity declaration



Architecture



VHDL Basic : Example



```
2 entity DECODER2TO4 is
3   port ( AO : in bit;
4         A1 : in bit;
5         D0 : out bit;
6         D1 : out bit;
7         D2 : out bit;
8         D3 : out bit);
9 end DECODER2TO4;
10
11 architecture BEHAVIORAL of DECODER2TO4 is
12   begin
13     D0 <= (not A1) and (not AO);
14     D1 <= (not A1) and AO;
15     D2 <= A1 and (not AO);
16     D3 <= A1 and AO;
17 end BEHAVIORAL;
```


Annotations:

- ช่อเอนต์ตี้ (Entity)
- Mode
- ชนิดข้อมูล bit
- จบด้วย ";"
- บรรทัดที่ 2-9 เป็นประกาศใช้เอนต์ตี้ ซึ่งส่วนนี้จะบอกว่าวงจรมีอินพุตและเอาต์พุตอะไรบ้าง
- ช่ออาซิเทกเจอร์ (Architecture)
- ช่อเอนต์ตี้ (Entity)
- บรรทัดที่ 11-17 เป็นอาซิเทกเจอร์บอดี้ ซึ่งส่วนนี้จะบอกว่าวงจรทำงานอย่างไร
- Operator เซ็น and และ not

VHDL 87 code



Signal Concurrency




```
11 architecture BEHAVIORAL of DECODER2TO4 is
12     begin
13         D3 <= A1 and AO;
14         D2 <= A1 and(not AO);
15         D1 <= (not A1) and AO;
16         D0 <= (not A1) and(not AO);
17     end architecture BEHAVIORAL;
```

Concurrent statement



Compact style





```
2 entity DECODER2TO4 is
3     port ( A0,A1 : in  bit;
4           D0,D1,D2,D3 : out  bit);
5 end DECODER2TO4;
6
7 architecture BEHAVIORAL of DECODER2TO4 is
8     begin
9         D0 <= (not A1)and(not A0);
10        D1 <= (not A1)and A0;
11        D2 <= A1 and(not A0);
12        D3 <= A1 and A0;
13 end BEHAVIORAL;
```

การเขียนอินพุตหรือเอาต์พุตหลายตัวจะต้อง
มี “,” กันระหว่างอินพุตหรือเอาต์พุตทุกตัว




Bus style



```
2  entity DECODER2TO4 is
3      port ( A0,A1 : in  bit;
4              Y : out  bit_vector(3 downto 0));
5  end DECODER2TO4;
6
7  architecture BEHAVIORAL of DECODER2TO4 is
8      begin
9          Y(0) <= (not A1)and(not A0);
10         Y(1) <= (not A1)and A0;
11         Y(2) <= A1 and(not A0);
12         Y(3) <= A1 and A0;
13     end BEHAVIORAL;
```




General Coding in VHDL



```
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4
5  entity DECODER2TO4 is
6      port ( AO,A1 : in  STD_LOGIC;
7            Y : out  STD_LOGIC_VECTOR(3 downto 0));
8  end DECODER2TO4;
9
10 architecture BEHAVIORAL of DECODER2TO4 is
11     begin
12         Y(0) <= (not A1)and(not AO);
13         Y(1) <= (not A1)and AO;
14         Y(2) <= A1 and(not AO);
15         Y(3) <= A1 and AO;
16     end BEHAVIORAL;
```

Using the package

Entity declaration

Architecture body

2 to 4 Decoder



MUX 4 : 1




Control		Output O	Remark
S1	S0		
0	0	A	$O = A$
0	1	B	$O = B$
1	0	C	$O = C$
1	1	D	$O = D$

Truth table



MUX 4 : 1



```
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4
5  entity MUX4TO1 is
6      port ( A,B,C,D,S1,S0 : in  STD_LOGIC;
7            O : out  STD_LOGIC);
8  end MUX4TO1;
9
10 architecture BEHAVIORAL of MUX4TO1 is
11     signal SEL : STD_LOGIC_VECTOR(1 downto 0);
12 begin
13     SEL <= S1&S0;           -- Concatenation
14     with SEL select
15         O <=  A when "00",
16               B when "01",
17               C when "10",
18               D when others; -- SEL="11"
19 end BEHAVIORAL;
```


ต้องประกาศใช้ signal เนื่องจาก
SEL ไม่มีชื่อใน port ของ entity

การรวมชนิดข้อมูลเป็นแบบหลาย
บิตโดยใช้ "&" (Concatenation)

Selected signal assignment, MUX 4 : 1



1 Bit full adder




Input			Output	
A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth table




1 Bit full adder



```
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4
5  entity FULL_ADDER_1BIT is
6      Port ( A,B,Cin : in  STD_LOGIC;
7            Cout,Sum : out  STD_LOGIC);
8  end FULL_ADDER_1BIT;
9
10 architecture Behavioral of FULL_ADDER_1BIT is
11     signal X : STD_LOGIC_VECTOR(2 downto 0);
12 begin
13     X <= A&B&Cin;
14     Sum <= '1' when (X="001" or X="010" or X="100" or X="111") else
15         '0';
16     Cout <= '1' when (X="011" or X="101" or X="110" or X="111") else
17         '0';
18 end Behavioral;
```



4 Bits adder using Generate



```
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4
5  entity ADDN_FOR_GEN is
6      Port ( A,B : in  STD_LOGIC_VECTOR (3 downto 0);
7            Cin : in  STD_LOGIC;
8            Cout : out  STD_LOGIC;
9            Sum : out  STD_LOGIC_VECTOR (3 downto 0));
10 end ADDN_FOR_GEN;
11
12 architecture Behavioral of ADDN_FOR_GEN is
13     component FULL_ADDER_1BIT
14         Port ( A,B,Cin : in  STD_LOGIC;
15               Cout,Sum : out  STD_LOGIC);
16     end component;
17     signal C_tmp : STD_LOGIC_VECTOR (4 downto 0);
18 begin
19
20     C_tmp(0) <= Cin;
21
22     ADDN_GEN : for I in 3 downto 0 generate
23         ADDN_BIT : FULL_ADDER_1BIT
24             port map (A(I), B(I), C_tmp(I), C_tmp(I+1), Sum(I));
25     end generate;
26
27     Cout <= C_tmp(4);
28
29 end Behavioral;
```

generate label ซึ่งควรตั้งชื่อให้สื่อความหมายด้วย




N Bits adder using Generate



```
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4
5  entity ADDN_FOR_GEN is
6      generic (N : integer := 4);
7      Port ( A,B : in  STD_LOGIC_VECTOR (N-1 downto 0);
8            Cin : in  STD_LOGIC;
9            Cout : out STD_LOGIC;
10           Sum : out  STD_LOGIC_VECTOR (N-1 downto 0));
11 end ADDN_FOR_GEN;
12
13 architecture Behavioral of ADDN_FOR_GEN is
14     component FULL_ADDER_1BIT
15         Port ( A,B,Cin : in  STD_LOGIC;
16               Cout,Sum : out STD_LOGIC);
17     end component;
18     signal C_tmp : STD_LOGIC_VECTOR (N downto 0);
19 begin
20     C_tmp(0) <= Cin;
21
22     ADDN_GEN : for I in A'range generate --A'range = N-1 downto 0
23         ADDN_BIT : FULL_ADDER_1BIT
24             port map(A(I),B(I),C_tmp(I),C_tmp(I+1),Sum(I));
25         end generate;
26
27         Cout <= C_tmp(C_tmp'high);      --C_tmp'high = N
28 end Behavioral;
```



D Flip-Flop with Asynchronous Clear




```
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4
5  entity DFF_CLR is
6      port ( D,C,CLR : in  STD_LOGIC;
7             Q : out  STD_LOGIC);
8  end DFF_CLR;
9
10 architecture BEHAVIORAL of DFF_CLR is
11 begin
12     process (C,CLR)
13     begin
14         if      CLR='1' then Q <= '0';
15         elsif (C'event and C='1') then Q <= D;
16         end if;
17     end process;
18 end BEHAVIORAL;
```

การเปลี่ยนแปลงของอินพุต C และ CLR นั้น
จะมีผลต่อเอาต์พุต Q โดยตรง (ทันที) จึงต้อง
เขียน C และ CLR ไว้ใน Sensitivity list

C'event and C='1' คือ C ทรigger ด้วยขอบขาขึ้น
หรือขอบบวก ซึ่งจะใส่วงเล็บหรือไม่ใส่ก็ได้



4 bits Countup Binary Counter



```
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 entity COUNTER4BIT is
7     port ( C,CLR : in  STD_LOGIC;
8           Q : out  STD_LOGIC_VECTOR (3 downto 0));
9 end COUNTER4BIT;
10
11 architecture Behavioral of COUNTER4BIT is
12     signal Q_temp : STD_LOGIC_VECTOR (3 downto 0);
13 begin
14     process (C,CLR)
15     begin
16         if CLR='1' then Q_temp <= "0000";
17         elsif C'event and C='1' then Q_temp <= Q_temp + 1;
18         end if;
19     end process;
20     Q <= Q_temp;
21 end Behavioral;
```


เรียกใช้ Package ชื่อ std_logic_unsigned เพื่อให้ชนิดข้อมูล std_logic_vector สามารถใช้กับ “+” ได้

signal Q_temp ไม่ใช่ Port จึงไม่มีความจำเป็นต้องใช้ Mode “buffer”

กำหนดค่า (Assign) Q_temp ซึ่งเป็น Signal ให้กับ Q นั้นต้องทำภายนอก Process เนื่องจากการ Update ค่าของ Signal จะกระทำเมื่อจบ Process



Decade Countup Binary Counter



```
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 entity COUNTER10UP is
7     Port ( C,CLR : in  STD_LOGIC;
8           Q : out  STD_LOGIC_VECTOR(3 downto 0));
9 end COUNTER10UP;
10
11 architecture Behavioral of COUNTER10UP is
12     signal QT : STD_LOGIC_VECTOR (3 downto 0);
13 begin
14     process (C,CLR)
15     begin
16         if CLR='1' then QT <= "0000";
17         elsif C'event and C='1' then
18             if QT >= 9 then QT <= "0000";
19             else QT <= QT + 1;
20             end if;
21         end if;
22     end process;
23     Q <= QT;
24 end Behavioral;
```

เรียกใช้ Package ชื่อ std_logic_unsigned เพื่อให้ชนิดข้อมูล std_logic_vector สามารถใช้กับ “+” ได้

เมื่อค่า QT >= 9 (หรือ Q >= “1001”) แล้วมีสัญญาณนาฬิกา C ทริกด้วยขอบขาขึ้นจะทำให้ QT มีค่าเป็น “0000”

VHDL

END, Introduction