

```
[2026-07-25 11:01:30 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
```

```
VCD info: dumpfile dump.vcd opened for output.
```

```
--- STARTING TRAFFIC LIGHT SIMULATION ---
```

```
Time=0 | NS_Light=001 | EW_Light=100
```

```
System Reset. FSM starting automatically...
```

```
Time=115 | NS_Light=010 | EW_Light=100
```

```
Time=155 | NS_Light=100 | EW_Light=001
```

```
Time=265 | NS_Light=100 | EW_Light=010
```

```
Time=305 | NS_Light=001 | EW_Light=100
```

```
--- SIMULATION COMPLETE ---
```

```
testbench.sv:47: $finish called at 410 (1s)
```

```
Finding VCD file...
```

```
./dump.vcd
```

```
[2026-07-25 11:01:31 UTC] Opening EPWave...
```

```
Done
```