




VCD info: dumpfile serial_transfer.vcd opened for output.

Time	rst	shift	reg_A	reg_B	so_b
0	1	0	xxxx	xxxx	x
5000	1	0	1011	0010	0
15000	0	0	1011	0010	0
25000	0	1	1101	1001	1
35000	0	1	1110	1100	0
45000	0	1	0111	0110	0
55000	0	1	1011	1011	1
65000	0	0	1011	1011	1

0	1	0	xxxx	xxxx	x
5000	1	0	1011	0010	0
15000	0	0	1011	0010	0
25000	0	1	1101	1001	1
35000	0	1	1110	1100	0
45000	0	1	0111	0110	0
55000	0	1	1011	1011	1
65000	0	0	1011	1011	1

testbench.sv:39: \$finish called at 85000 (1ps)