

CCE 221

UNIE



Name **Reem**
Roll/ID **1802071** Course Code
Sub/Course Title Faculty/Dept **CSE**
Institute

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date :/...../.....

Reference Book

~~Digital~~ Digital Logic and Computer Design

by Morris Mano

5th edition

2 3



Chapter - 01

Binary Systems

A decimal number - $7392 = 7 \times 10^3 + 3 \times 10^2 + 9 \times 10^1 + 2 \times 10^0$

* Decimal number system is said to be of base or radix 10, because it uses ten digits & the coefficients are multiplied by powers of 10.

* radix 7, radix 5, radix 4

* Binary (11010.11) = $1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2}$
= 26.75 (Decimal)

* Base-5 number is

$$(4021.2)_5 = 4 \times 5^3 + 0 \times 5^2 + 2 \times 5^1 + 1 \times 5^0 + 2 \times 5^{-1}$$
$$= 511.$$

Coefficient values $\rightarrow 0, 1, 2, 3, 4$

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

 Date : / /

* Base-16 number :

$$(B65F)_{16} = 11 \times 16^3 + 6 \times 16^2 + 5 \times 16^1 + 15 \times 1$$

=

$$A = 10$$

$$B = 11$$

$$C = 12$$

$$D = 13$$

$$E = 14$$

$$F = 15$$

* No base conversions

$$\text{Binary to decimal} \rightarrow (1010.011)_2 = 2^3 + 2^1 + 2^{-1} + 2^{-3}$$

$$= (10.375)_{10}$$

$$\text{Octal to decimal} \rightarrow (630.4)_8 = 6 \times 8^2 + 3 \times 8^1 + 0 \times 8^0 + 4 \times 8^{-1}$$

$$= (408.5)_{10}$$

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

* Convert decimal 91 to binary

2	41	1
2	20	0
2	10	0
2	5	1
2	2	0
	1	

$$\frac{91}{2} = \frac{\text{Integer quotient}}{20} + \frac{1}{2}$$

$$\frac{20}{2} = 10 + 0 \quad a_1 = 0$$

$$\frac{10}{2} = 5 + 0 \quad a_2 = 0$$

$$\frac{5}{2} = 2 + \frac{1}{2} \quad a_3 = 1$$

$$\frac{2}{2} = 1 + 0 \quad a_4 = 0$$

$$\frac{1}{2} = 0 + \frac{1}{2} \quad a_5 = 1$$

* The conversions from decimal to integers to any base - n system is similar to the above example, except that division is done by n instead of 2.

Ex - 1.2: Decimal 153 to Octal

8	153	
8	19	1
8	2	3
8	0	2

$$= (231)_8$$

Ex - 1.3:

	<u>Integer</u>	<u>Fraction</u>	<u>Co-efficient</u>
$\cdot 6875 \times 2$	1	$\cdot 3750$	$a_{-1} = 1$
$\cdot 3750 \times 2$	0	$\cdot 7500$	$a_{-2} = 0$
$\cdot 7500 \times 2$	1	$\cdot 5000$	$a_{-3} = 1$
$\cdot 5000 \times 2$	1	$\cdot 0000$	$a_{-4} = 1$

$$(\cdot 6875)_{10} = (\cdot a_{-1} a_{-2} a_{-3} a_{-4})_2$$

$$= (\cdot 1011)_2$$

* Complement कैन उपयोग क्या है ?

→ Complement is used in digital computer for simplifying the subtraction operation and logical manipulation.

* n's complement of N : $n^n - N$ | $N = \text{positive number}$

* 10's complement of $(52520)_{10} = 10^5 - 52520$ | $n = \text{integer part of } n \text{ digit}$

$$= 100000$$

$$\begin{array}{r} 52520 \\ \hline 47480 \end{array}$$

* 10's complement of $(0.3267)_{10}$ is $1 - 0.3267 = 0.6733$

* 10's complement of $(25.639)_{10}$ is $10^2 - 25.639$

$$= 100$$

$$\begin{array}{r} 25.639 \\ \hline 74.361 \end{array}$$

* 2's complement of $(101100)_2 = (2^6) - 101100$

$$\begin{array}{r} 1000000 \\ 101100 \\ \hline 010100 \end{array}$$

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri
□ □ □ □ □ □ □

Date : / /

* 2's complement of $(0.0110)_2 = (1 - 0.0110)_2$

$$= 1$$

$$\begin{array}{r} 0.0110 \\ \hline 1010 \end{array}$$

* $(n-1)$'s complement of $N = n^n - n^{-m} - N$

$m = \text{no. of fraction part}$
 $10^{-m} = 10^0 = 1$

* 9's complement of $(52520)_{10} = 10^5 - 10^{-m} - 52520$

$$= 10^5 - 1 - 52520$$

$$= 99999$$

$$\begin{array}{r} 52520 \\ \hline 47479 \end{array}$$

* 9's complement of $(0.3267)_{10} = 1 - 10^{-4} - 0.3267$

$$= 1 - \frac{1}{1000} - 0.3267$$

$$= 1 - 0.0001 - 0.3267$$

$$= 0.9999 - 0.3267$$

$$= 0.6732$$

No. of integer part $10^0 = 10^0 = 1$

$$\begin{aligned} (25.639)_{10} &= 10^2 - 10^{-3} - 25.639 \\ &= 99.999 - 25.639 \\ &= 74.360 \end{aligned}$$

SUC

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

1's complement of $(101100)_2$ is $(2^6 - 1) - 101100$

$$\begin{array}{r} \underline{111111} \\ 101100 \\ \hline 010011 \end{array}$$

1's complement of $(0.0110)_2 = (1 - 2^4)_{10} - (0.0110)$

$$= 0.1111$$

$$\begin{array}{r} \underline{0.0110} \\ 0.1001 \\ \hline \end{array}$$

Answer = 0.1001

000000 = M

88PFS+ = N To convert to 100

[10000000] [11000000] = m12

(11000000 to 10000000) = Answer

$$\begin{array}{r} \underline{10000000} \\ 11000000 \\ \hline 01100000 \\ \underline{01100000} \\ 00000000 \end{array}$$

* Subtraction with 10's complement

Ex-1.5: Using 10's complement, subtract $72532 - 3250$

$$M = 72532, N = 03250$$

$$\text{10's complement of } N = +96750$$

$$\text{Sum} = 169282$$

$$\begin{array}{r} \text{Discard end carry } 10^5 = -100000 \\ \hline 69282 \end{array}$$

$$\text{Answer} = 69282$$

Ex-1.6: Using 10's complement, subtract $3250 - 72532$

$$M = 03250$$

$$\text{10's complement of } N = +27468$$

$$\text{Sum} = 30718 \quad [\text{No end carry}]$$

$$\text{Answer} = -(\text{10's complement of } 30718)$$

$$\begin{array}{r} = -100000 \\ 30718 \\ \hline -69282 \end{array}$$

Ex-1.7:

$$M = 1010100$$

$$N = 1000100$$

$$M = 1010100$$

$$2's \text{ complement of } N = +0111100$$

$$\begin{array}{r} & 1 & 0 & 1 & 0 & 0 \\ & 0 & 0 & 1 & 1 & 0 \\ \hline & 1 & 0 & 0 & 0 & 0 \end{array} \quad [\text{end carry 1}]$$

$$8 \leftarrow 0 \quad 0 \quad 1 \quad 1$$

$$\text{Answer} = 1000$$

$$OL \leftarrow 1 \quad 1 \quad 1 \quad 1$$

$$2's \text{ complement of } 1000100 \text{ is } 0111011$$

$$\begin{array}{r} 0 & 1 & 1 & 0 & 1 \\ + 1 \\ \hline 0 & 1 & 1 & 1 & 1 \end{array}$$

$$SL \leftarrow 1 \quad 1 \quad 0 \quad 1 \quad \underline{+ 1} \quad 01110100$$

$$PL \leftarrow 1 \quad 0 \quad 0 \quad 1$$

$$EL \leftarrow 0 \quad 0 \quad 0 \quad 1$$

(without carry generation)

* Reflected Code / Gray Code

0	0	0	0	→	0
0	0	0	1	→	1
0	0	1	1	→	2
0	1	0	1	→	3
0	1	1	0	→	4
0	1	1	1	→	5
0	1	0	1	→	6
0	1	0	0	→	7
1	1	0	0	→	8
1	1	0	1	→	9
1	1	1	1	→	10
1	1	1	0	→	11
1	0	1	0	→	12
1	0	1	1	→	13
1	0	0	1	→	14
1	0	0	0	→	15

(Reflected code generation)

Plan Title :" Boolean Algebra "" and Logic Gates "

Date : / /

* Operator Precedence

Operator precedence for evaluating Boolean expression
is ① Parenthesis, ② NOT, ③ AND, ④ OR

e.g. for $(x+y)'$

$= (1+0)'$ → expression inside parenthesis is evaluated first.

$$= 1'$$

$$= 0$$

Venn Diagram =

* Boolean Function

$F_1 = xyz'$, $F_1 = 1$ when only $x=1$, $y=1$ & $z=0$

$F_2 = x+y'z$, $F_2 = 1$ if $x=1$ or if $y=0$ while $z=1$

Similarly F_3 & F_4

* Implementation of Boolean function with gates //* Complement of a function =

(Ex - 2.1, 2.2, 2.3) + 3rd প্রমাণ



Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

* Canonical & Standard Forms

(Ex - 2.4, 2.5)

* Universal Gate =

OR \oplus , AND \odot , NOT \ominus , Inverter $\bar{1}$

$(x+y) \text{ not } B^c$

$L =$

$O =$

= universal Diagonal

multiple functions

$O = L \oplus L \cdot x$ Then when $L = 1$, $OX = 1$

$O = L \oplus L \cdot x + L \cdot \bar{x} = L + x = L \oplus x$

It is called

Universal function

function to implement

using OR, AND, NOT

Chapter - 03

18-8-31


Simplification of Boolean Function

- * Map Method : Proposed by Veitch & slightly modified by Karnaugh (2) also known as "Veitch diagram" Karnaugh map.

- * Three variable map

Ex-3.1 : Simplify the boolean function


$$F = x'y'z + x'y'z' + xy'z' + xy'z$$



[কার্নেগু মাপে সমাধান
করতে দিতে হবে]

$$F = xy' + x'y \quad [\text{uncommon part বাদ নির্দিষ্ট দিতে হবে}]$$

Ex-3.2 : $F = x'y'z + xy'z' + xy'z + xy'z'$



$$F = xz' + yz$$

Ex - 3.3 :

$$F = A'C + A'B + AB'C + BC$$

minimizing method to minimize logic

	00	01	11	10
A \ B	0	1	1	1
A \ C	1	1	1	0
	0	1	1	1

$$F = C + A'B$$

Ex - 3.4 :

	00	01	11	10
X \ Y \ Z	0	1	1	1
X \ Y	1	1	1	0
	0	1	1	1

$$f(x, y, z) = \sum (0, 2, 4, 5, 6) = z' + xy'$$

pdf - 60 page 3.2 dr

* Binary Codes for the Decimal Digits (1st Chapter)

Decimal Digits	(BCD)	Excess-3	84-2-1	2421	Biquinary
0	0000	0110	0000	0000	1000010
1	0001	0100	0111	0001	0100010
2	0010	0101	0110	0100	0010010
3	0011	0110	0101	0110	0101000
4	0100	0111	0100	0100	0110000
5	0101	1000	1011	1011	1000001
6	0110	1001	1010	1100	1000010
7	0111	1010	1001	1101	1000100
8	1000	1011	1000	1110	1001000
9	1001	1100	1111	1111	1010000
	1010		1	0101	

- Excess-3 : $(\text{Decimal digit} + 3)$ एवं Binary तालियाँ
- 84-2-1 : $(8+4-2-1 = 9)$ self complementing code
- 2421 : $(2+4+2+1 = 9)$
- 5043210 :

* Error detection Code (Chapter-1)

यद्यन लोगो द्वारा पाठीवा हय अपान ए एड्रेस आर्ट उक्त
Parity योज करा हय, receiver से receive वाले देख

Message	0000	1100	0000	0
	1000	1110	0010	1
	0010	0110	1010	2
	0000	0110	0100	3

* Parity bit

Odd Parity	0110	Even Parity	1100
------------	------	-------------	------

Message	P ₀	Message	P
0000	1	0000	0
1101	1	0000	1
0001	0	0000	1
0010	0	0010	1
0011	1	0110	0
0100	0	00100	1
1011	0	0110	0
0101	1	0101	0
0110	0	00100	1
1000	0	0111	1
1001	1	0001	1
1010	1	1000	1
1011	0	1001	0
1100	1	1010	0

Even parity rule (E + high 1 position) : 8-odd-1.
Odd parity rule (O = 1 - E + 1) : 1-5-18-1.

* even अध्यक्ष 1 थाकल 1
else 0.

* odd अध्यक्ष 1 थाकल 1
else 0. : 1-5-18-1.

SUC

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

* Guray Code (Chapter - I) Examples - 3.8.3 *

Four bit Guray Code $\Sigma = (3, 5, 8) \Gamma$

Guray Code Decimal Equivalent

0000	$\underbrace{0}_{0L}$	$\underbrace{1}_{1L}$	$\underbrace{10}_{10}$	15 0	0
0001	$\underbrace{01}_{0L}$	$\underbrace{11}_{1L}$	$\underbrace{10}_{10}$	14 1	1
0010	$\underbrace{01}_{0L}$	$\underbrace{11}_{1L}$	$\underbrace{10}_{10}$	13 2	2
0011	$\underbrace{01}_{0L}$	$\underbrace{11}_{1L}$	$\underbrace{10}_{10}$	12 3	3
0100	$\underbrace{10}_{0L}$	$\underbrace{11}_{1L}$	$\underbrace{10}_{10}$	11 4	4
0101	$\underbrace{10}_{0L}$	$\underbrace{11}_{1L}$	$\underbrace{10}_{10}$	10 5	5
0110	$\underbrace{10}_{0L}$	$\underbrace{11}_{1L}$	$\underbrace{10}_{10}$	9 6	6
0111	$\underbrace{10}_{0L}$	$\underbrace{11}_{1L}$	$\underbrace{10}_{10}$	8 7	7

1100	$\underbrace{11}_{1L}$	$\underbrace{10}_{10}$	7 8	8
1101	$\underbrace{11}_{1L}$	$\underbrace{10}_{10}$	6 9	9
1111	$\underbrace{11}_{1L}$	$\underbrace{10}_{10}$	5 10	10
1110	$\underbrace{11}_{1L}$	$\underbrace{10}_{10}$	4 11	11

1010	$\underbrace{10}_{0L}$	$\underbrace{11}_{1L}$	$\underbrace{10}_{10}$	3 13
1011	$\underbrace{10}_{0L}$	$\underbrace{11}_{1L}$	$\underbrace{10}_{10}$	2 14
1001	$\underbrace{10}_{0L}$	$\underbrace{11}_{1L}$	$\underbrace{10}_{10}$	1 15

1000	$\underbrace{10}_{0L}$	$\underbrace{11}_{1L}$	$\underbrace{10}_{10}$	0 15
------	------------------------	------------------------	------------------------	---------

** Guray Code Generation

$\underbrace{1}_{0L}$	$\underbrace{1}_{1L}$	$\underbrace{1}_{10}$	$\underbrace{1}_{0S}$	0
$\underbrace{1}_{0L}$	$\underbrace{1}_{1L}$	$\underbrace{1}_{10}$	$\underbrace{1}_{0S}$	1

* Example - 3.2: Simplify the boolean function

$$F(x, y, z) = \sum(3, 4, 6, 7)$$

using Karnaugh map

Step 1

		xy				
	x	00	01	11	10	y
z	0	1		1		0000
1	1			1		1000
2						1100
3						0100
4						0010
5						1110
6						1010
7						1000

Coverage of 2 adjacent 2 power cells will be given by adjacent 2 cells.

$$\therefore \sum(3, 4, 6, 7) = yz + xz'$$

* Example - 3.3: Simplify the boolean function

		yz				
	x	00	01	11	10	z
z	0	1			1	0101
1	1	1	1			1101
2						1011
3						1111
4						0111
5						1111
6						0011
7						1101

$$\therefore \sum(0, 2, 4, 5, 6) = z' + xz'$$

* Example - 3.5: Simplify the boolean function

$$f(\omega, x, y, z) = \{0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14\}$$

classical root to

		Y		Z	
W		X	Y	Z	
00	00	00	01	11	10
00	00	1	1		1
	01	1	1		1
	11	1	1		1
	10	1	1		1

$$\therefore F(w, x, y, z) = \sum (0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14) = y' + w'z' + xz'$$

*Coverage ଏବଂ ଯୁଦ୍ଧ ବାତଳେ digit ଏବଂ ଅନ୍ୟ ସମ୍ବନ୍ଧିତ କମ୍ପ୍ୟୁଟର ପରିବହନ କରିବାକୁ ପାଇଁ ଆବଶ୍ୟକ କରିଛି।

8 for १५८ simplified digit १ for

4 ट्र २२८ , , 2 ट्र

2 ट्र इंडिल " " 3 ट्र

। श्री शैल , " ५८

* 16 tr এইল Common J.

* Fourier-variable map 43 359 -

- One square represents one minterm, giving a term of four literals.
 - Two adjacent squares represent a term of three literals.
 - Four adjacent squares represent a term of two literals.
 - Eight adjacent squares represent a term of one literal.
 - Sixteen adjacent squares represent the function equal to 1.

* Example - 3.6: Simplify the boolean function

$$F = A'B'C' + B'C'D' + A'BCD' + AB'C'$$

[4 digit निति रख]

		CD				
		00	01	11	10	c
AB	00	1	1	1	1	
	01				1	
A	11					(d)
	10	1	1		1	
		D				

← (d) + (e)


$$A'B'C' + B'C'D' + A'BCD' + \cancel{AB'C'} - \cancel{B'D'} + \cancel{B'C'} + \cancel{A'CD}$$

* Considering the following boolean function:

$$F(A, B, C, D) = \sum(0, 2, 3, 5, 7, 8, 9, 10, 11, 13, 15)$$


		CD			
		00	01	11	10
AB	00	1		1	1
	01		1	1	
A	11		1	1	
	10	1	1	1	1
		D			

(a) Essential Prime Implicants BD and $\bar{B}D$



* Five-Variable Map

The five variable map is shown in the following figure. It consists of two four-variable maps with variables A, B, C, D, E . Variable A distinguishes between two maps, as indicated on the top of the diagram.



S&E

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri
 Date : / /

$A = 0$

		DE		D	
BC		00	01	11	10
B	00	0	1	3	2
	01	4	5	7	6
	11	12	13	15	14
	10	8	9	11	12

E

$A = 1$

		DE		D	
BC		00	01	11	10
B	00	X	L	X	0
	01	16	17	19	18
	11	20	21	23	22
	10	28	29	31	30

* Example - 3.7

$$F = A'B'E' + BDE + ACE \quad (A_m)$$

$8W + 5L = 7 \quad (d)$

Plan Title :

* Don't Care Condition

Example - 3.12: Simplify the Boolean Function

$$F(w, x, y, z) = \sum(1, 3, 7, 11, 15)$$

that has the don't care conditions

$$d(w, x, y, z) = \sum(0, 2, 5)$$

		yz		y		
		00	01	11	10	
wx		00	x	1	1	x
w	01	0	x	1	0	
	11	0	0	1	0	
	10	0	0	1	0	

$$(a) F = yz + w'x'$$

		yz		y		
		00	01	11	10	
wx		00	x	1	1	x
w	01	0	x	1	0	
	11	0	0	1	0	
	10	0	0	1	0	

→ Simplified

$$(b) F = yz + w'z$$

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

* The simplified state is not necessary to be always same. - Justify the statement.

⇒ Don't care condition किसे इकाये किसे शब्द।
 (not inhibitor) bantam & dawat

(B.L.P.L.D.O.L.C.S.E.O) Z = (b.d.d.o)t

L-state

Inputs	Output	Output
ABGD 0000	~0	0
0001	~8	1
1010	~5	2
1001	~3	
0101	~10	
1101	~11	8
0111	~11	
1111	~21	1

* Veitch diagram or Karnaugh map = ~~alt~~

* Tabulation Method / Mc-Clusky Method

Mc-Clusky Method (Tabular Form)

$$f(a, b, c, d) = \sum (0, 5, 8, 9, 10, 11, 14, 15)$$

Step-1

Group	Minterm	Variable			
		A	B	C	D
0	0✓	0	0	0	0
1	8✓	1	0	0	0
2	5	0	1	0	1
	9✓	1	0	0	1
	10✓	1	0	1	0
3	11✓	1	0	1	1
	14✓	1	1	1	0
4	15✓	1	1	1	1

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri
□ □ □ □ □ □ □

Date / /

Step = 2

Group	Matched Pair	Variable
0	0, 8	A - 0 0 0
1	8, 9 ✓	1 0 0 -
	8, 10 ✓	1 0 - 0
2	9, 11 ✓	1 0 - 1
	10, 11 ✓	1 0 1 -
	10, 14 ✓	1 - 1 0
3	11, 15 ✓	1 - 1 1
	14, 15 ✓	1 1 1 -

Step = 3

PL-E, EL-3, 13 - Example *

Group	Matched Pair	Variable
0	8, 9, 10, 11	A * B C D
	8, 10, 9, 11	1 0 - - } AB
1	10, 11, 14, 15	1 - 1 - } AC
	10, 14, 11, 15	1 - 1 - }
	0, 8	- 0 0 0
		0 1 0 1

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

 Date : / /

Step = 4S = q3k2

P.I	0	5	8	9	10	11	14	15
8, 9, 10, 11			x	(x)	x	x		
10, 11, 14, 15					x	x	(x)	(x)
0, 8	(x)*			x				
-5 L 0 1			(x)*					
0 L -L				VPL, OL				
1 1 -L				VPL, IL				
-1 1 1				VPL, PL				
$= AB' + AC + B'C'D' + A'BC'D$								

* Example - 3.13, 3.14S = q3k2** Tabular form, Karnaugh Map **

- 0 L	11, 0L, C, 8	0
- 0 L	11, C, 0L, 8	
1 - L	2L, PL, 11, 0L	1
L - 1	2L, 11, PL, 0L	
0 0 -	8, 0	
0 1 1	11, 1, 1, 1	
1 0 1	11, 0, 1, 1	
1 1 0	11, 1, 0, 1	

- Complexity of K-Map increases with the increase in the number of variables.
- Tabulation method ensures to produce a simplified standard form (SoP = Sum of Product or PoS = Product of sum) expression for a function.
- Suitable for machine computation
- First formulated by Quine and later improved by McClusky
- It consists of two parts
 - Determination of prime implicants
 - Selection of prime implicants - determination of essential prime implicants.

SFC

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date :/...../.....

MAHBUB SIR


Chapter - 04

Combinational Logic

* Digital Logic Circuit two types

- I) Combinational logic
- II) Sequential logic

* Combinational Circuit: Output is function of input only. That means output is only dependent on input of current state. (i.e. no feedback)



When input changes, output may change (after a delay)

* वेळवारे feedback Connection थाकरे वा

* feedback connection झाले गेते state ने द्या connection
त्याची इदिह सही current state ने याचन input द्यावा शक्य
आणि input ने जाल्ये घेत्रे याच ठऱ्या.

* Sequential Circuits: If output of current state is dependent upon the input of present state and output of previous state, that is called sequential circuit.

*** What is Combinational Circuit?

*** What is Sequential Circuit?

*** What are the difference between combinational and sequential circuits?

* Combinational Circuits

- Analysis

- Given a circuit, find out its function

- Functions may be expressed as:

- Boolean Function

- Truth Table

- Design

- Given a desired function, determine its circuit


- Function may be expressed as:

- Boolean Function

- Truth Table

* Analysis Procedure

- Boolean Expression Approach



$$F_1 = AB'C' + A'BC' + A'B'C + ABC$$

unbiased circuit - NOT FCL *


$$F_2 = AB + AC + BC$$

• Truth Table Approach

A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Simplification: (Karnaugh Map)

		B	
		0	1
A	0	0	1
	1	0	0
		c	



$$F_1 = AB'C' + A'BC' + A'B'C + ABC$$

$$F_2 = AB + AC + BC$$

* 137 Page - Analysis Procedure

Plan Title :


Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

* Design Procedure

- Given a problem statement:

of inputs and outputs



Memo No. _____
Date / /


Design Procedure

- The Problem is stated
- The number of input and output variables are determined
- The input output variables are assigned letter symbols.
- The truth table is derived
- The simplified boolean function for each output is obtained.
- The logic diagram is drawn.

expression for each output circuit

0	0
0	1
1	1

- a "BCD" code to "Excess



Liquido 100% 15*

100

* Design Procedure

- Given a problem statement:
- Determine the number of inputs and outputs
- Derive the truth table
- Simplify the Boolean expression for each output
- Produce the required circuit

Example :

Design a circuit to convert a "BCD" code to "Excess 3" code. (उत्तर दीजिए)

e	d	r
0	0 1 0	
0	0 0 1	
0 1	1 1	1

$$t_x = 5$$



* Binary Adder

• Half Adder

- Adds 1-bit plus 1-bit

- Produces Sum and Carry



$$\begin{array}{r}
 x \\
 + y \\
 \hline
 C \ S
 \end{array}$$


x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

S = sum of minterms

$$S = x'y + x'y'$$

$$= x \oplus y \quad [\text{exclusive OR}]$$

$$C = xy$$



* এই ক্ষেত্রে output variable হবে ত্বক্ষেত্রে Boolean function
হবে।



Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

* Simplify কৈন করতে হয়?

→ Circuit এর size ছাটে কয়া হল Gate এর অংশ্যা কম
লাগে, Gate এর অংশ্যা কম লাগল current এর পরিমাণ
কম লাগে (বিদ্যুতের পরিমাণ), কম heat উৎপন্ন হবে, কম
চাপ্যাতা লাগবে device design করার ওজে। Cost কম লাগবে

\bar{C}	\bar{D}	\bar{F}	\bar{G}
0	0	0	0
1	0	1	0
1	0	0	1
0	1	1	1

* Adders

Adder Circuit 2 types

- I) Half-Adder (Addition of two bits)
- II) Full-Adder (Addition of three bits)

* Half-Adder

x	y	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = xy' + x'y$$

$$C = xy$$

$$S = (x+y)(x'+y')$$

$$C = xy$$

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri


 Date : / /

$$S' = xy + x'y'$$

$$S' = C + x'y' \quad [C = xy]$$

$$S' = (C + x'y')'$$


$$C = xy = (x' + y')$$



~~$$x \\ y \\ (x+y)(x+y) = C \quad (b)$$~~

$$a) S = xy + x'y'$$

$$C = xy$$



~~$$x' \\ y' \\ (x+y)(x+y) = C \quad (b)$$~~




$$b) S = (x+y)(x'+y')$$


$$C = xy$$



Plan Title :




$$c) \quad s = (c + x'y')'$$



$$d) \quad s = (x+y)(x'+y')$$

$$c = (x'+y')'$$



$$e) \quad s = x \oplus y$$

$$c = xy$$

Unit

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

 Date : / /

* Table 2.8 Typical characteristics of IC logic families

IC Logic family	Fan-out	Power Dissipation (mW)	Propagation delay (ns)	Noise Margin (V)
Standard TTL	10	10	10	0.4
Schottky TTL	10	22	03	0.4
Low-power Schottky TTL	20	02	10	0.4
ECL	25	25	02	0.2
CMOS	50	0.1	25	03

Fan-out: একটি Gate এর output maximum কয়েটা Gate এর input হিসেবে ব্যবহার করা যাবে সেটা হলো Fan-out

Propagation delay **

I²L - Integrated Injection Logic

TTL - Transistor-Transistor Logic

ECL - Emitter Coupled Logic

CMOS - Complementary Metal Oxide Semiconductors

* Full-Adder

3 bit binary if information যোগ করার প্রস্তুতি বিশেষ

$$\begin{array}{r}
 & & 1 & \nearrow \\
 & & 1 & \\
 & & 1 & \\
 \text{input} & 0 & 1 & 1 \\
 & & 1 & 1 \\
 \hline
 & & 1 & 1 & 0
 \end{array}
 \quad [2 \text{ bit}, 1 \text{ bit carry}]$$

input 3 to


output 2 to (s, c)

- Adds 1-bit plus 1-bit plus 1-bit

- Produces sum and carry

Truth Table

x	y	z	c	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
1	0	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




$$\begin{array}{r}
 x \\
 + y \\
 + z \\
 \hline
 c & s
 \end{array}$$


$$S = xj'z' + x'jz' + x'j'z + xjz$$

$$= x \oplus j \oplus z$$

$$C = xj + jz + xz$$



[Gaurav Code গুরাব কোড]




$$S = xj'z + x'jz' + xj'z' + xjz$$

(Simplified সহজ পাও না)


$$C = xj + xz + jz$$

(Simplified সহজ পাও)






Fig: Karnaugh Maps for Full Adder



$$S = xj'z + x'jz' + xj'z' + xjz$$



$$C = xy + xz + yz$$



*NOT Gate 312

Fig: Implementation of full-adder in sum of products

$$S = xy'z' + x'y'z' + x'y'z + xyz$$

$$= z'(x'y + xy') + z(xy + x'y')$$

$$= z'(x \oplus y) + z(x \oplus y)'$$

$$= z \oplus (x \oplus y)$$

$$C = z \oplus z(x \oplus y) + xy$$




fig: Implementation of full-adder with two half-adders and an OR gate

$$L^* = L^* + L^*x = 1$$

$$L^* = 1$$

* Subtractors

The subtraction of two binary numbers may be accomplished by taking the complement of the subtrahend and adding it to the minuend.

* Half-Subtractors

A half subtractor is a combinational circuit that subtracts two bits and produces their difference. It also has an output to specify if a 1 has been borrowed.

X	Y	B	D
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

<img alt="Circuit diagram of a half-subtractor showing inputs X

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

* Full - Subtractor

A full subtractor is a combinational circuit that performs a subtraction between two bits, taking into account that a 1 may have been borrowed by a lower significant stage.

x	y	z	B	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

		yz		j	
		00	01	11	10
x	0	1		1	
x	1	1	1	1	1

$\underbrace{z}_{\text{sum}}$ $\underbrace{j}_{\text{borrow}}$

		yz		j	
		00	01	11	10
x	0	1	1	1	1
x	1				

$\underbrace{z}_{\text{sum}}$ $\underbrace{j}_{\text{borrow}}$

$$D = x'y'z + x'y'z + x'yz' + x'yz$$

$$B = x'y + x'z + yz$$

fig: Maps for Full-subtractor


*** Circuit draw করতে হবে।

*** Boolean Algebra use করে further simplify

* Code Conversion

এক বিরিন্নের circuit এটা এক system পর কode কে অন্য system কে convert করে। (Compatibility করলা হয়)

Design a circuit to convert a 'BCD' code to 'Excess 3'



SNC

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

* BCD - to - Excess 3 Converter

A	B	C	D	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	X	X	X	X
1	0	1	1	*	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

Don't Care

*** Full equation शुल्क लिखते रखें।

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

		CD		C	
		00	01	11	10
AB		00	1		1
A	01	1			1
	11	X	X	X	X
	10	1		X	X
		D		B	

$$\bar{Z} \otimes = D'$$

		CD		C	
		00	01	11	10
AB		00	1		1
A	01	1			1
	11	X		X	X
	10	1		X	X
		D		B	

$$Y = CD + C'D'$$

		CD		C	
		00	01	11	10
AB		00		1	1
A	01		1	1	1
	11	X		X	X
	10		1	X	X
		D		B	

$$Z = B'C + B'D + BC'D'$$

		CD		C	
		00	01	11	10
AB		00		1	1
A	01			1	1
	11	X		X	X
	10		1	1	X
		D		B	

$$W = A + BC + BD$$

Fig: MAsPs for BCD to Excess-3 converter

गुड

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date :/...../.....

*** Don't care শুল্ক কে । কবলে হবে পর; যত বক্স মাঞ্চুক

Don't care বেয়া যায়।

*** । শুল্ক কে cover করলে জিয়ে যদি থেনে Don't care
জানে পড়ে যায় তাহলে সজুল্কাকে । Consider করলে হবে।

$$Z = D'$$

$$Y = CD + C'D' = CD + (C+D)$$

$$X = B'C + B'D + BC'D'$$

$$= B'(C+D) + B(C+D)'$$

$$= B'(C+D) + B(C+D)'$$

$$W = A + BC + BD$$

$$= A + B(C+D)$$




Fig: Logic diagram for BCD to Excess-3 code converter

* Multilevel NAND Circuits

AND এবং OR এবং Compliment ইলেক্ট্রনিক্সের NAND Gate; NOR

* Universal Gate

NAND and NOR gates are universal gate. এই দুটি gate এবং যেগোনা combination দিয়ে যেগোনা basic gate এর functionalities অঙ্গন রয়ে যায়।





Fig: Implementation of NOT, AND, OR by NAND gates.

*** अंतर्मित NAND gate के द्वारा Half-adder circuit draw.

* Multilevel NOR circuits







fig: Implementation of NOT, OR, AND by NOR gates



* Exclusive-OR (\oplus) and Equivalence function (\oplus)

x	y	f
0	0	0
0	1	1
1	0	1
1	1	0

$$x \oplus y = x'y + xy'$$

$$x \oplus y = xy + x'y'$$

Parity bit:

हेण्याने अकार msg / bit stream प्रेक्षण करावाने विषयाला ।

आहे सेरी 1 एवजे येण्याव असाव कॅम्पिंग parity वला हय.

Parity bits two types:

1. Odd Parity

2. Even Parity

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

 Date : / /

Odd Parity Generation:

Three-bit message | Parity bit generated

x	y	z	P
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

মন্তব্য - message ৰ ক্ষেত্ৰে অৱস্থাৰ সংখ্যা পৰি odd হয় তাহলে parity

0 আৰু মন্তব্য ১ এৰ অৱস্থাৰ even হয় তাহলে parity 1.

$$P = x \oplus y \oplus z$$

*** Boolean equation solve কৰতে হবে তাৰপৰ পৰি draw
 কৰতে হবে।

*** four bit Parity generators.

UNIVERSITY OF CALICUT

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri



Date :

To We Th Fr Sa Su

Tasks.


Memo No. _____
Date / /

i) Odd Parity Check truth table এবং
boolean function কোরে $C = \overline{X} \oplus Y \oplus Z \oplus P$
prove করতে হবে।



ii) Universal gate দিয়ে AND gate implementation.

iii) Half adder, Full adder implementation using NAND & NOR gates.

iv) Half subtractor, Full subtractor implementation using NAND & NOR gates.



city generator



Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /




Fig: 3-bit odd parity generator





Fig: 4-bit odd parity generator

$$P = x \oplus y \oplus z$$

$$C = x \oplus y \oplus z \oplus P$$



Chapter - 05

Combinational Logic with MSI & LSI

* Binary Parallel Adder

$$\begin{array}{r}
 \text{Numbering} \quad c_3 \quad c_2 \quad c_1 \quad c_0 \\
 \begin{array}{r}
 1010 \\
 + x_3 \quad x_2 \quad x_1 \quad x_0 \\
 \hline
 1100 \\
 \hline
 10110
 \end{array} \\
 + y_3 \quad y_2 \quad y_1 \quad y_0 \\
 \hline
 c_y \quad s_3 \quad s_2 \quad s_1 \quad s_0
 \end{array}$$





fig: 4-bit binary full adder block-diagram



Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /



** Designing a BCD-to-Excess-3 code converter using three 4-bit full adders.




Fig: Block diagram

* Example 5.1

* 4-bit Full adder slow कारण वस्तु।

→ Dependency कमज़ाने जल्द circuit slow थाकरे ना, अलगे carry गुला आजाए generate करे केसाल्यe input मिल parallelly पराईज़ाल्यe अवगुला generate होय यावे, ताश्ले प्रॉट circuit एवं डेप्ये आरेक्ट circuit पर dependency कम यावे।




Fig: Full-Adder circuit

$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = P_i C_i + G_i$$



Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

(i) এবং আন O ট্যাকে মুঁ ব্যবল C₁ থেকে মুঁ শব্দ)

$$C_1 = G_{C_1} + P_1 C_1$$

$$C_2 = G_{C_2} + P_2 C_2$$

$$C_3 = G_{C_3} + P_3 C_3$$

$$= G_{C_2} + P_2 (G_{C_1} + P_1 C_1)$$

$$= G_{C_2} + P_2 G_{C_1} + P_2 P_1 C_1$$

$$C_4 = G_{C_3} + P_3 C_3$$

$$= G_{C_3} + P_3 (G_{C_2} + P_2 G_{C_1} + P_2 P_1 C_1)$$

$$= G_{C_3} + P_3 G_{C_2} + P_3 P_2 G_{C_1} + P_3 P_2 P_1 C_1$$

$$C_5 = G_{C_4} + P_4 C_4$$

$$= G_{C_4} + P_4 (G_{C_3} + P_3 G_{C_2} + P_3 P_2 G_{C_1} + P_3 P_2 P_1 C_1)$$

$$= G_{C_4} + P_4 G_{C_3} + P_4 P_3 G_{C_2} + P_4 P_3 P_2 G_{C_1} + P_4 P_3 P_2 P_1 C_1$$

* অবগুলো circuit initial carry-এর উপর depend বাবে।


* Carry generate ইছে মুঁ জাপ্ত input এর combination এ।

C₅ ও circuit ওঁকতো হবে

Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /






Fig: 4-bit full-adders with look ahead carry

* Decimal Adder

BCD Adder

- 4 bits plus 4 bits
- Operands and Result : 0 to 9
- 9 এর পর কিছি আসল হচ্ছে invalid code
- Result 9 এর পর্যন্ত আসল binary sum & BCD sum same
- Result 9 এর পরে কোথাও যেকী আসল অপর binary sum আব। BCD sum উপর difference 6.

Condition: If the binary sum is ≤ 9 then BCD sum equals to binary sum.

else BCD sum = binary sum + 6

*** Table-5.1: Derivation of a BCD adder

$$19 \text{ পর্যন্ত নিতু হবে } (বর্তমান আছে) \quad 9+9+1 = 19 \quad [\text{যদি previous carry থাকে}]$$

K এর জান যখন 1 হবে তখন 6 যোগ হবে।

~~now board is not visible~~ $K + \bar{Z}_8 Z_4 + Z_8 Z_2$ এর জান যখন 1 আববে তখন 6 যোগ হবে।

$$\therefore C = K + \bar{Z}_8 Z_4 + Z_8 Z_2 \quad *Figure-5.6$$

otherwise BCD sum = binary sum




Fig: Block diagram of a BCD adder

Example:

$$\begin{array}{r}
 0111 \\
 1001 \\
 \hline
 10000
 \end{array}$$

$$\text{Carry in} = 0$$

$$9 + 7 = 16$$

$$\text{binary sum} = 0$$

$$16$$

$$\text{binary carry} = 1$$

$$9 + 7 = 16$$

* Magnitude Comparators

- 3 Outputs: $<$, $=$, $>$
- Expandable to more numbers of bits
- ALU पर एक संकेतक प्रति/circuit
- यह संकेतक combinational circuit है जो दो अलग-अलग length की binary numbers का compare करके पाये: ($<$, $>$, $=$, \leq , \geq , \neq)

Consider two numbers A, B.

$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$

} 4-bit

यह numbers अलग-अलग length के हो सकते हैं। इसके लिए length check करना चाहिए। Length यदि भील ताकि उसके प्रतिक्रिया element check करना चाहिए। अवश्युल्लो element जिल एल ताकि उसके द्वारा numbers अभान हों।

if $A_3 = B_3$ and $A_2 = B_2$ and $A_1 = B_1$ and $A_0 = B_0$; Then the two numbers are equal.

equivalence function,

$$x_i = A_i B_i + A_i' B_i' ; \quad i = 0, 1, 2, 3, \dots$$

where $x_i = 1$ only if the pair of bits in position i are equal, i.e. if both are 1's or both are 0's.

$$(A=B) = x_0 x_1 x_2 x_3$$

$$(A > B) = A_3 B'_3 + x_3 A_2 B'_2 + x_3 x_2 A_1 B'_1 + x_3 x_2 x_1 A'_0 B'_0$$

এখানে ৪'th condition এর অবলম্বন যদি অঙ্গ হয় তাহলে A বড়।

$$(A < B) = A'_3 B_3 + x_3 A'_2 B_2 + x_3 x_2 A'_1 B_1 + x_3 x_2 x_1 A'_0 B_0$$




Fig: 4-bit magnitude comparator

* Decoders

A decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2^n unique output lines. (Extract 'information' from the code)

Inputs			Outputs							
x	y	z	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Fig: Truth table of 3-to-8 line decoder

$$D_0 = x'y'z'$$

$$D_1 = x'y'z$$

$$D_2 = x'y'z'$$

$$D_3 = x'yz$$

$$D_4 = xy'z'$$

$$D_5 = xy'z$$

$$D_6 = xyz'$$

$$D_7 = xyz$$

Example - 2 : BCD-to-8-line decoder




Fig: A 3-to-8 line decoder

* Example - 5.2: Design a BCD-to-decimal decoder
* 5-10 circuit

Inputs				Outputs									
w	x	y	z	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉
0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0

Fig: Truth table for 5-10 circuit

		yz		J	
		00	01	11	10
wz	00	1	1	1	1
	01	1	1	1	1
w	11	X	X	X	X
	10	1	1	X	X
		x		z	

Fig: Map for simplifying a BCD-to-decimal decoder

Simplified equations -

$$D_0 = w'x'y'z'$$

$$D_1 = w'x'y'z$$

$$D_2 = x'y'z'$$

$$D_3 = x'yz$$

$$D_4 = x'y'z'$$

$$D_5 = x'yz$$

$$D_6 = x'yz'$$

$$D_7 = x'yz$$

$$D_8 = wz'$$

$$D_9 = wz$$




Figure: BCD-to-decimal decoder


* Demultiplexer

Demultiplexer a তিনির ছিনিজ আকে।

- I) Enable input (E)
- II) 2 to selection line (N)
- III) 4 to output (2^N)

Decoder এর আর্থে একটি enable যাই করে দিল অঠাকে
বলা হয় demultiplexer.

Enable এর ছুল কাজ হচ্ছে Control
রাখল circuit খেনে কাজ করবে না।



E	A	B	D ₀	D ₁	D ₂	D ₃
1	X	X	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	1	0	0	0	1

(b) Truth Table

(a) Logic Diagram

Fig: A 2-to-4 line decoder with enable (E) input

* Encoders

An encoder is a digital function that produces a reverse operation from that of a decoder.

An encoder has 2^n (or less) input lines and n output lines.




Fig: A 4x16 decoder constructed with two 3x8 decoders.

* Octal-to-binary encoder

Inputs								Outputs		
D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	x	y	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

Fig: Truth Table

Plan Title :


Sat / Sun / Mon / Tue / Wed / Thu / Fri

Date : / /

*** Hexadecimal to Binary

*** Decimal to BCD

* 2x4 থেকে 3x8 Design



\times	A	B
0	0	1
0	0	1
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Enable for AND Gate দিয়ে করা যাবে। AND Gate দিয়ে ব্যবহৃত
পুরো circuit কে off থাকবে।

26) 2x4 Design করলে একটি 3x8 হবে।


26) 3x8 Design করলে একটি 4x16 হবে।

*** ক্ষয়ুজাপ 2x4 USE করে 4x16 Design করল হবে

* Multiplexer

- 2^n input
- n selection line
- 1 output

A digital multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line.




Block Diagram

Function Table

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3


** Decoder / Encoder Pairs



* Multiplexer

A multiplexer is a digital or combinational circuit that takes input from 2^n line and have two selection line and process it to make a single line output.

* Quad 2-to-1 Multiplexer




[Slide থেকে]

* Quadruple 2-to-1 line Multiplexer =

* Boolean Function Implementation

$$F(A, B, C) = \sum(1, 3, 5, 6)$$



(a) Multiplexer Implementation

Minterm	A	B	C	F ₁₀
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

(b) Truth Table

	I ₀	I ₁	I ₂	I ₃
A'	0	①	2	③
A	4	⑤	⑥	7
	0	1	A	A'

(c) Implementation Table

Fig: Implementing $F(A, B, C) = \sum(1, 3, 5, 6)$, with a multiplexer



Plan Title :

Sat / Sun / Mon / Tue / Wed / Thu / Fri

 Date :/...../.....

** Example 5-4 = *Read Only Memory*

* Read-Only Memory (ROM)




Fig: ROM block diagram

** Logic construction of a 32×4 ROM

* Combinational Logic Implement

ROM ଟାର୍ମ ମାର୍କ୍ସିଙ୍ଗ କଥା ଯାଏ.

A_1	A_0	F_1	F_2
0	0	0	1
0	1	1	0
1	0	1	1
1	1	1	0

figure-5.23

$$F_1 = A_0'A_1 + A_0A_1' + A_0A_1$$

$$\Rightarrow F_2 = A_1'A_0' + A_1A_0'$$

Sat / Sun / Mon / Tue / Wed / Thu / Fri


Date : / /

Plan Title :

* Programmable Logic Array (PLA)

Self-study

Question આઝે પાડો



outputs m

Q: ROW pool diaplay

ROW & SE to maintain logic

* Combinational logic troubleshooting

ROW can select any one

A	E	I _{0A}	I _{1A}
1	0	0	0
0	1	1	0
1	1	0	1
0	1	1	1

$$I_{0A} + I_{1A} = E$$

$$I_{0A} + I_{1A} - E = 0$$

Chapter - 06

Sequential Logic

* Sequential Circuits ~~with~~ without feedback

- Consists of a combinational circuit to which storage elements are connected to form a ~~feedback~~ path.




Fig: Block diagram of S.C.

- State: the state of the memory devices now, also called current state.
- Next states and outputs are functions of inputs and present states of storage elements.

Previous state


Current state

Next state.

previous state এর output, current state এর input করা
কর্তৃর next state এর output করা হবে।

* Alarm Control System

- Suppose we wish to construct an alarm circuit such that the output remains active (on) even after the sensor output that triggered the alarm goes off.



- The circuit requires a memory element to remember that the alarm has to be active until a reset signal arrives.

* Types of Sequential Circuits

- Asynchronous sequential circuit

- Synchronous sequential circuit

* Asynchronous sequential circuit

- Depends upon the input signals at any instant of time and their change orders

- May have better performance but hard to design.

- * Synchronous sequential circuit
 - Defined from the knowledge of its signals at discrete instant of time.
 - Much easier to design (preferred design style)
 - Synchronized by a periodic train of clock pulse.

[transistor operation & memory storage for data processing
(syn. & Asym.)]




fig: Block diagram




fig: Timing diagram of clock pulses

Figure: Synchronous Clocked Sequential Circuit

Flip-Flops: Flip-flop is an elementary memory element which have the ability to store 1 bit of binary information.


* Registers and latches use flip-flops.

* Memory Elements

- Latch:- a level-sensitive memory element

- SR latches

- D latches




- Flip-Flop:- an edge-triggered memory element

- Master-slave flip-flop

- Edge-triggered flip-flop

- RAM and ROM a mass memory element.

* Latches



- binary storage element

- Can store a 0 or 1


- The most basic memory

- Easy to build

- Built with gates (NORs, NANDs, NOT)

- ** 8-bit গুরুত্বের 8 bit flip-flop পিছে আসি হয়।
- ** কোর্স 1kb memory @ 8000-9000 bit flipflop আসে।

- SR Latch



কোনো কিনু রেসেড
Reset কৰা হল $Q=0$

S	R	Q_0	Q	Q'	
0	0	0	1	0	$\{ Q = Q_0 \}$
0	0	1	0	1	
0	1	0	0	1	$\{ Q = 0 \}$
0	1	1	0	1	
1	0	0	1	0	$\{ Q = 1 \}$
1	0	1	1	0	
1	1	0	0	0	$\{ Q = Q' \}$
1	1	1	0	0	$\{ Q = Q' \}$


$Q_0 \rightarrow$ initial value

RS Flip Flop
SR Latch


Flip-flop / Latch এর main target হলো memory আসি বলো।
1 bit information store কৰা।

Latch বা flip-flop - internal operation এ পদ্ধতি আছে, কিন্তু অস্তিত্ব
output এ কোনো পদ্ধতি নাই।

* Clocked RS Flip-Flop



(a) Logic Diagram



(b) Graphic Symbol

Q	S	R	$Q(t+1)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	In determinate
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	In determinate

(c) Characteristic
table

		S		R	
		00	01	11	10
S		0		X	1
0				X	1
1		1			1

$$Q(t+1) = S + R'Q$$

Initial condition (d)


$$SR = 0$$

(d) Characteristic equation

Figure: Clocked RS flip-flop (a), (b), (c), (d)

* D flip-flop


Initial conditions (a)



(a) Logic diagram with NAND gates

Initial conditions (b)

Initial conditions (c)




(b) Gucaphic Symbol

miturap nirkintanad (b)

Q	D	$Q(t+1)$
0	0	0
0	1	1
1	0	0
1	1	1

[Sir এবং জন ব্যতে
থবে]

(c) characteristic table




$$Q(t+1) = D$$

(d) characteristic equation


Figure : Clocked D Flip-flop

* JK Flip-Flop =

* Triggering of flip-flop =




(a) Logic Diagram



(b) Graphic Circuit

		Q	T	$Q(t+1)$
0	0	0	0	0
0	1	0	1	1
1	0	1	0	1
1	1	1	1	0

(c) Characteristic Table



$$Q(t+1) = TQ' + T'Q$$

(d) Characteristic equation

Figure: Clocked T flip-flop

* Master-Slave Flip-Flop





Figure: Logic Diagram

* 4 bit Master-Slave flip-flop যাতে ক্ষেত্র এবং shift register



(a) Current state (Q)

(b) Next state (Q')




2T + 1 = (1-0)8

বিলো বিনিয়ন (b)

বিলো বিনিয়ন (a)

Chapter - 07Registers, Counters and the Memory Unit

- The simplest possible register is one that consists of only flip-flops without any external gates.



* Registers with Parallel Load

- The transfer of new information into a register is referred to as loading the register.
- If all the bits of the register are loaded simultaneously with a single clock pulse, we say that the loading is done in parallel.



Plan Title :

(Load ना
जान नो-
mally 1
आहे)




Fig: 4-bit register with parallel load

- Clear - flipflop के reset वर्ते होते, Clear प्रेस करते memory ते म्हा आहे सब clear हये यावे.
- प्रथम Inverted CP use करा इयेहो असीधे CP low हल वा 0 हल, register ते content change हये ना, CP=1 रे input information register-े load हये यावे.

- Load apply বল্বল AND gate গুলা active হয়।
 - Load এর জান আর্ভিবনত 1 থাকে।
 - Input এটি দেয়া হবে স্টো অবস্থিতি যাবে S-এ এবং Inver-
ted হয়ে যাবে R- এ।
 - Load এবং CP যথন একই আল্প, অনেক পর pulse এর জর্ণ
Input গুলা ফুরাবে এবং একজাল্প বেঁধে রাখে যাবে।




Fig: Registers with parallel load using D flip-flops

- Load পরিবার inverted হয়ে আবার inverted হচ্ছে, যদিসে original load input এর সাথে ANDing হচ্ছে + previous load গুণ output এর সাথে ANDing হচ্ছে: inverted load গুণ সাথে,

* Sequential logic Implementation *

Block diagram of sequential logic implementation :-

Block diagram of sequential logic implementation :-




Fig: Block diagram of Sequential circuit with register

- Input ଦିଲୁ କାହାର କମିଜିଲୁ ? Output କାହାର ?
Clock copy register କାହାରେ save କରିବୁ ?
- Then register କାହାର clock-pulse ଦିଲୁ ? previous state କାହାର
output କାହାର current state ? Go input କାହାର ଆପଣ
କାହାର ରେ output ଦିଲୁ ?

(ii) Block Diagram

* Shift Register

- A register capable of shifting in binary information either to the right or to the left is called a shift register.





Fig: Shift Register

* Serial Transfer


- Serial Transfer (2 blocks diagram)



Clock

Shift
Control

CP



(b) Timing Diagram

Fig: Serial Transfer from Register A to Register B


Timing Pulse	Shift Register A	Shift Register B	Serial Output of B
Initial Value			
After T ₁	1 0 1 1 0 1 0 0	1 0 0 0 0 0 0 0	0
After T ₂	1 1 1 0 1 0 0 0	1 0 0 0 0 0 0 0	1
After T ₃	0 1 1 1 0 1 1 0	0 1 0 1 1 0 0 0	0
After T ₄	1 0 1 1 0 1 1 1	1 0 1 1 0 1 1 1	1

Fig: Serial Transfer Example

- shift variable ও বাহু মল্ল সেরিয়াল ট্রান্সফার


* Bidirectional Shift Register with Parallel load

- Left shift



- Left shift করলে value যাইবে-


- Right shift



- Right shift করলে value কৈসে

*** 4-bit bidirectional shift Register with parallel load

* Serial Addition



- Serial adder use কথালে অনেক circuit এর length করা যায়

*** Example - 7.3

Table - 7.3

* Second form of a serial adder

* Ripple Counters

MSI Counters → i) Ripple Counters

ii) Synchronous Counters.

- In a ripple counter, the flip flop output transition serves as a source of triggering other flip-flops.
- In a synchronous counter, the input pulses are applied to all CP inputs of all flip-flops.

* Binary Ripple Counter




fig: 4-bit binary ripple counter.

* Table - 7.4

*** BCD Ripple Counter

** Johnson Counter

* The Memory Unit

- A memory unit is a collection of storage registers together with the associated circuits needed to transfer information in and out of the registers.
- The storage registers in a memory unit are called memory registers.






Fig: Block diagram of memory unit showing communication with environment

*** Information transfer during read and write operations (fig-7.26)



** Examples of Random-access-Memory =

** IC memory



** BC = Binary Cell (1 bit रखने का एक बाटा)

Figure - 7.30 : IC memory 3 bit draw वर वह 4/8
bit draw करता है।

Chapter - 08Registers- Transfer Logic (RTL)* 8.1

- কোনো Register থেকে Register-এ Transfer কৰালোর জন্য
কোনো special logic ব্যবহার কৰা যাব, সেটকে RTL বলা
হয়।




Fig: Hardware implementation of the statement:

$$X T_1 : A \leftarrow B$$

↳ Source [জন দিক]
↳ Destination [বাস দিক]

BCP - ২৪৭

Chapter - 09Processor Logic Design

** Figure - 9.1: Processor registers and ALU connected through common buses

Page - 319

Chapter - 11Computer Design

** Figure - 11.7: Detailed Block diagram for Computer

Page - 428