# Assignment Pass 2

Sakif Fahmid Zaman B00756635 Dalhousie University ECED 3403

August 7, 2019

## Contents

1	Source Files	2
	1.1 cmake	
	1.2 Main	2
	1.3 Instructions	2
	1.4 Pass 1	4
	1.5 Pass 2	15
<b>2</b>	Test 1	37
	2.1 Results	38
3	Test 2	39
	3.1 Results	

## 1 Source Files

### 1.1 cmake

```
1 cmake_minimum_required(VERSION 3.13)
3 set(CMAKE_CXX_STANDARD 17)
4 set(C_STANDARD 18)
5 set(CMAKE_RUNTIME_OUTPUT_DIRECTORY ${CMAKE_BINARY_DIR}/bin)
6 set(CMAKE_CXX_FLAGS "-03 -Wall")
7
8 project(assembler)
9
10 add_executable(assembler Globals.cpp Pass1.cpp Pass2.cpp main.cpp)
   1.2
        Main
1 #include "Globals.h"
2 #include "Pass1.h"
3 #include "Pass2.h"
5 int main(int argc, char *argv[]) {
6
     init_globals(argv[1]);
7
     if (Pass1(argv[1])) {
8
       if (Pass2(argv[1]))
9
         cout << "Assembly completed successfully..." << endl;</pre>
10
       else {
         cout << "Pass 2 failed... program terminates..." << endl;</pre>
11
       }
12
13
     } else
14
       cout << "Pass 1 failed... program terminates..." << endl;</pre>
15
     return 0;
16 }
   1.3 Instructions
1 BL 000 a
2 BEQ 001000 1
3 BZ 001000 1
4 BNE 001001 1
5 BNZ 001001 1
6 BC 001010 1
7 BHS 001010 1
8 BNC 001011 1
9 BLO 001011 1
10 BN 001100 l
11 BGE 001101 1
12 BLT 001110 1
13 BRA 001111 1
14 ADD 01000000 v,r
15 ADD.B 01000000 v,r
16 ADD.W 01000000 v,r
17 ADDC 01000001 v,r
18 ADDC.B 01000001 v,r
19 ADDC.W 01000001 v,r
```

```
20 SUB 01000010 v,r
21 SUB.B 01000010 v,r
22 SUB.W 01000010 v,r
23 SUBC 01000011 v,r
24 SUBC.B 01000011 v,r
25 SUBC.W 01000011 v,r
26 DADD 01000100 v.r
27 DADD.B 01000100 v,r
28 DADD.W 01000100 v,r
29 CMP 01000101 v,r
30 \text{ CMP.B } 01000101 \text{ v,r}
31 CMP.W 01000101 v,r
32 XOR 01000110 v,r
33 XOR.B 01000110 v,r
34 \text{ XOR.W} \text{ 01000110 v,r}
35 AND 01000111 v,r
36 AND.B 01000111 v,r
37 AND.W 01000111 v,r
38 BIT 01001000 v,r
39 BIT.B 01001000 v,r
40 BIT.W 01001000 v,r
41 BIC 01001001 v,r
42 BIC.B 01001001 v,r
43 BIC.W 01001001 v.r
44 BIS 01001010 v,r
45 BIS.B 01001010 v,r
46 BIS.W 01001010 v,r
47 MOV 01001011 v,r
48 MOV.B 01001011 v,r
49 MOV.W 01001011 v,r
50 SWAP 01001100 r,r
51 SRA 010011010 r
52 SRA.B 010011010 r
53 SRA.W 010011010 r
54 RRC 010011100 r
55 RRC.B 010011010 r
56 RRC.W 010011010 r
57 SWPB 0100111100000 r
58 SWPB.W 0100111100000 r
59 SXT 0100111110000 r
60 SXT.W 01001111110000 r
61 SVC 010110000000 s
62 LD 010100 p,r
63 LD.B 010100 p,r
64 LD.W 010100 p,r
65 ST 010101 r,p
66 ST.B 010100 r,p
67 ST.W 010100 r,p
68 CEX 010111 c,t,t
69 MOVL 01100 b,r
70 MOVLZ 01101 b,r
71 MOVLS 01110 b,r
72 MOVH 01110 b,r
73 LDR 10 r,o,r
```

```
74 LDR.B 10 r,o,r
75 LDR.W 10 r,o,r
76 STR 11 r,r,o
77 STR.B 11 r,r,o
78 STR.W 11 r,r,o
   1.4 Pass 1
   Header
1 #pragma once
2 #ifndef _PASS1_H
3 #define _PASS1_H
5 #include "Globals.h"
6 extern short loc_counter;
7 extern bool has_error;
8 extern vector < Inst > inst_set;
9 extern vector < Symbol > sym_tab;
10
11 void print_err_to_lis(Error_T e, string s);
12 void validate_instruction(short int inst_id, vector < string > &toks);
13 void process_directive(short int d_id, vector<string> &rec, string p_tok =
14 void validate_tokens(vector<string> &toks);
15 bool Pass1(string src_fname);
17 #endif //_PASS1_H
   Source
1 #include "Pass1.h"
2 #include "Pass2.h"
3
4 extern short loc_counter;
5 extern bool has_error;
6 extern vector < Inst > inst_set;
7 extern vector < Symbol > sym_tab;
9 //prints error message to LIS file
10 void print_err_to_lis(Error_T e, string s) {
11
12
     string msg = "**** ";
13
     switch (e) {
14
     case NO_ERR:
       ofs << "\t****" << s << endl;
15
       break;
16
17
     case MISSING_OPERAND:
18
       ofs << "\t****** Expected operand: " << s << endl;
19
       break;
20
     case ILLEGAL_OPERAND:
21
       ofs << "\t***** Illegal operand: " << s << endl;
22
23
     case NUMBER_OF_OPERANDS_MISMATCH:
24
       ofs << "\t ***** Too many/few number of operands: " << s << endl;
25
       break;
26
     case INVALID_OPERAND:
```

```
27
       ofs << "\t ***** Invalid operands: " << s << endl;
28
       break:
29
     case INVALID_REGISTER:
30
       ofs << "\t ***** Invalid REG: " << s << endl;
31
32
     case MISSING_INSTRUCTION_DIRECTIVE:
33
       ofs << "\t **** Expected INST/DIR: " << s << endl;
34
35
     case INVALID_LABEL_FORMAT:
36
       ofs << "\t ***** Not valid label: " << s << endl;
37
       break;
38
     case UNDEFINED_SYMBOL:
39
       ofs << "\t ***** Undefined operand(symbol): " << s << endl;
40
       break;
41
     case DUPLICATE_LABEL:
42
       ofs << "\t ***** Duplicate LBL: " << s << endl;
43
       break;
44
     case INVALID_NUMBER:
45
       ofs << "\t ***** Invalid Number: " << s << endl;
       break;
46
     case INVALID_RECORD:
47
48
       ofs << "\t ***** Invalid Record: " << s << endl;
49
       break;
50
     default:
51
       break;
52
53 }
54
55
   /* validates the operands of an instruction - if not, error message is
      written to the LIS file */
56 void validate_instruction(short int inst_id, vector<string> &toks) {
57
     vector<string> operands = {};
     auto ops = toks[1];
58
                            //first token is the instruction and 2nd token
         holds operand(s)
     stringstream ss(ops); //to split into separate operands from the token
59
60
     string tok;
61
     while (getline(ss, tok, ',')) { //operands are separated by comma ','
62
       operands.push_back(tok);
63
     }
64
     auto ex_ops = inst_set[inst_id].expected_operands;
65
     if (operands.size() != ex_ops.size()) { //number of operands and
         expected number of operands for this inst is not same
66
       Error_T e = NUMBER_OF_OPERANDS_MISMATCH;
67
       string s = "Expected: " + to_string(ex_ops.size()) + " Has: " +
           to_string(operands.size()) + " operands ";
68
       print_err_to_lis(e, s);
       has_error = true;
69
70
     } else { // validate each operand - either register, or numeric or label
          type and handle accordingly
71
       for (unsigned short int i = 0; i < operands.size(); ++i) {
72
         auto op = operands[i];
         if (is_register(op) != INVALID_INDEX && (ex_ops[i] == IDR || ex_ops[
73
             i] == R \mid | ex_{ops}[i] == CON_R)  { \( \square\) valid operand - do nothinf
74
           continue;
```

```
} else if (is_numeric(op)) { //numeric operand
75
76
             //obtain value of the operand
77
             if (ex_{ops}[i] == L10 || ex_{ops}[i] == L13) {
78
               print_err_to_lis(INVALID_OPERAND, "Only labels are permitted for
                   branch targt");
79
               has_error = true;
80
            }
             short int r;
81
82
             Error_T e = str2int(op, r);
83
             if (e != NO_ERR) {
84
               if (r > INT16_MAX \mid \mid r < INT16_MIN) {
                 string s = "Too large or small value..";
85
86
                 print_err_to_lis(e, s);
87
                 has_error = true;
88
               } else if ((r > UINT8_MAX || r < BYTE_MIN) && ex_ops[i] == BYTE)</pre>
                   {
89
                 string s = "BYTE value should be (0,255)";
90
                 print_err_to_lis(INVALID_OPERAND, s);
91
                 has_error = true;
               } else if ((r != 0 || r != 1 || r != 2 || r != 8 || r != 16 || r
92
                   != 32 \mid \mid r \mid = -1) \&\& ex_ops[i] == CON_R) {
93
                 print_err_to_lis(INVALID_NUMBER, "CON value should be [0, 1,2,
                     8,16, 32 or -1]");
94
                 has_error = true;
95
               } else if ((r < 0 || r > 15) \&\& ex_ops[i] == SA) {
96
                 print_err_to_lis(INVALID_OPERAND, "SA value should be (0,15)")
97
                 has_error = true;
98
               } else if ((r < 0 \mid | r > 7) \&\& ex_ops[i] == TCFC) {
                 print_err_to_lis(INVALID_OPERAND, "TC/FC value should be (0,7)
99
100
                 has_error = true;
               }
101
102
            } else {
               if ((ex_{ops}[i] == IDR \mid | ex_{ops}[i] == R))  { //REG expected but
103
104
                 print_err_to_lis(INVALID_REGISTER, ">" + op + "<");</pre>
105
                 has_error = true;
106
107
            }
108
109
          } else if (is_cond(op) != INVALID_INDEX) { // cond
             if (ex_ops[i] != COND_CEC) {
110
               print_err_to_lis(INVALID_OPERAND, "COND operand is not valid..")
111
112
               has_error = true;
113
114
          } else {
              //label
             if ((ex_ops[i] == IDR || ex_ops[i] == R || ex_ops[i] == CON_R)) {
115
                //REG expected but label
               print_err_to_lis(INVALID_REGISTER, ">" + op + "<");</pre>
116
117
               has_error = true;
118
```

```
119
120
            //validate label name and check if the label is in sym_tab else
121
            else if (is_valid_label_name(op)) {
122
              if (is_label_in_sym_tab(op) == INVALID_INDEX) { //not in sym_tab
123
                   - store
124
                sym_tab.insert(sym_tab.begin(), Symbol{op, "UNK", -1});
125
              } else {
126
                continue;
127
128
            } else {
129
130
              print_err_to_lis(INVALID_LABEL_FORMAT, "Invalid Label nmae..");
131
              has_error = true;
132
133
          }
        }
134
135
      }
136
      loc_counter += 2; //each instruction needs 2-bytes
137 }
138 /* process ALIGN directive */
139 void handleDirALIGN(vector<string> &ops) {
140
      if (ops.size() != 0) { //has operand
141
        print_err_to_lis(ILLEGAL_OPERAND, "directive ALIGN does not take an
           operand");
142
        has_error = true;
143
      } else {
        if (loc_counter % 2 != 0) {
144
145
          loc_counter++;
146
        } //if odd increment the address
147
148 }
149
150 /* process BSS directive */
151 void handleDirBSS(vector<string> &ops) {
152
      short int r;
153
      if (ops.size() != 1) { //no operand or more than one operand
        print_err_to_lis(NUMBER_OF_OPERANDS_MISMATCH, "BSS must have one and
154
           only one operand");
155
        has_error = true;
156
      } else {
        if (is_numeric(ops[0])) {
157
          Error_T e = str2int(ops[0], r);
158
          if (e == NO_ERR) {
159
            loc_counter += r;
160
161
          } else {
162
            print_err_to_lis(e, "BSS operand should be a valid number");
163
            has_error = true;
          }
164
165
166
        } else {
167
          auto r2 = is_label_in_sym_tab(ops[0]);
168
          if (r2 == INVALID_INDEX) { // not in symbol table - check name,
```

```
store label in sym_tab and emit error
169
            if (is_valid_label_name(ops[0])) {
170
              sym_tab.insert(sym_tab.begin(), Symbol{ops[0], "UNK", -1});
171
            } else {
172
              print_err_to_lis(INVALID_LABEL_FORMAT, "");
173
              has_error = true;
174
            }
175
176
          } else {
177
            loc_counter += sym_tab[r2].value;
178
179
        }
      }
180
    }
181
182
183
    /* process BSS directive */
    void handleDirBYTE(vector<string> &ops) {
184
185
      short int r;
186
      if (ops.size() != 1) { //no operand or more than one operand
        print_err_to_lis(NUMBER_OF_OPERANDS_MISMATCH, "BYTE must have one and
187
           only one operand");
188
        has_error = true;
189
      } else {
190
        if (is_numeric(ops[0])) {
191
          Error_T e = str2int(ops[0], r);
192
          if (e == NO_ERR && (r < BYTE_MIN | | r > INT8_MAX)) {
193
            print_err_to_lis(INVALID_OPERAND, "BYTE must be 8-bit size (0,255)
                ");
194
            has_error = true;
195
          } else if (e != NO_ERR) { //str2err could not convert
            print_err_to_lis(e, " Invalid operand for BYTE directive ");
196
197
            has_error = true;
198
          } else { //no error and valid BYTE size
199
          }
200
        } else { //operand is not a number - consider a label
201
          auto r2 = is_label_in_sym_tab(ops[0]);
202
          if (r2 == INVALID_INDEX) { // not in symbol table - check name,
              store label in sym_tab and emit error
203
            if (is_valid_label_name(ops[0])) {
204
              sym_tab.insert(sym_tab.begin(), Symbol{ops[0], "UNK", -1});
205
            } else {
206
              print_err_to_lis(INVALID_LABEL_FORMAT, "");
207
              has_error = true;
208
            }
          } else if ((sym_tab[r2].value < BYTE_MIN || sym_tab[r2].value >
209
              INT8_MAX)) { //label in sym_tab
            print_err_to_lis(INVALID_OPERAND, "BYTE must be 8-bit size (0,255)
210
                ");
211
            has_error = true;
212
          }
213
        }
      }
214
215 }
216
```

```
217 /* process END directive */
218 void handleDirEND(vector<string> &ops) {
      short int r;
219
220
      if (ops.size() == 1) {
221
        Error_T e = str2int(ops[0], r);
222
        if (e != NO_ERR) { //not a valid number - may be label name
223
          auto r1 = is_label_in_sym_tab(ops[0]);
          if (r1 == INVALID_INDEX) { // not in symbol table - check name,
224
              store label in sym_tab and emit error
225
            if (is_valid_label_name(ops[0])) {
226
              sym_tab.insert(sym_tab.begin(), Symbol{ops[0], "UNK", -1});
227
            } else {
228
              print_err_to_lis(INVALID_LABEL_FORMAT, "");
              has_error = true;
229
230
            }
          }
231
232
        }
233
      }
234 }
235
236
   /* process EQU directive */
237
    void handleDirEQU(vector<string> &ops, string &p_tok) {
238
      short int r;
239
      if (p_tok.empty()) { //preceding token must be label but not present
        print_err_to_lis(UNDEFINED_SYMBOL, "EQU directive must be preceded by
240
           a LBL");
241
        has_error = true;
242
      } else if (ops.size() != 1) {
243
        print_err_to_lis(MISSING_OPERAND, "EQU must have an operand");
244
        has_error = true;
      } else if (ops.size() == 1) { // looks fine - operand could be a value
245
         or a register
246
        auto r1 = is_label_in_sym_tab(p_tok);
247
        auto rr = is_register(ops[0]);
        if (rr == INVALID_INDEX && !is_numeric(ops[0])) { // operand is
248
           neither a register nor a value - error
          print_err_to_lis(INVALID_OPERAND, "Operand of EQU must be a value or
249
              a REG"):
250
          has_error = true;
251
        } else if (rr != INVALID_INDEX) { // label is a REG with the
           corresponding REG value
          cout << sym_tab[r1].type << "\tvalue " << sym_tab[r1].value << endl;</pre>
252
253
          sym_tab[r1].type = "REG";
254
          sym_tab[r1].value = sym_tab[rr].value;
255
        } else { // operand is numeric
256
          Error_T e = str2int(ops[0], r);
          if (e != NO_ERR) { //has error in the value
257
258
            print_err_to_lis(e, "Operand of EQU is not valid");
259
            has_error = true;
260
          } else {
261
            if (!sym_tab[r1].type.compare("UNK")) {
262
              sym_tab[r1].type = "LBL";
263
              sym_tab[r1].value = r;
            } else
264
```

```
265
              sym_tab[r1].value = r;
266
          }
267
        }
268
      }
269 }
270
271 /* process ORG directive */
272 void handleDirORG(vector<string> &ops) {
273
      short int r;
274
      if (ops.size() != 1) {
275
        print_err_to_lis(INVALID_OPERAND, "ORG should have an operand");
276
        has_error = true;
      } else {
277
278
        if (is_numeric(ops[0])) {
279
          Error_T e = str2int(ops[0], r);
          if (e == NO_ERR) {
280
281
            loc_counter = r;
282
          } else {
283
            print_err_to_lis(INVALID_NUMBER, "ORG operand should be a valid
                number");
284
            has_error = true;
285
          }
286
        } else {
287
          print_err_to_lis(INVALID_OPERAND, "ORG operand should be a valid
             number");
288
          has_error = true;
289
        }
290
      }
291 }
292
293
   /* process WORD directive */
    void handleDirWORD(vector<string> &ops) {
295
296
      if (ops.size() != 1) { //no operand or more than one operand
        print_err_to_lis(NUMBER_OF_OPERANDS_MISMATCH, "WORD must have an
297
           operand");
298
        has_error = true;
299
      } else {
300
301
        if (is_numeric(ops[0])) {
302
          Error_T e = str2int(ops[0], r);
          if (e == NO_ERR && (r < BYTE_MIN || r > UINT16_MAX)) {
303
304
            print_err_to_lis(INVALID_OPERAND, "WORD must be 16-bit size
                (0,65535)");
305
            has_error = true;
          } else if (e != NO_ERR) { //str2err could not convert
306
307
            print_err_to_lis(e, " Invalid operand for WORD directive ");
308
            has_error = true;
309
          } else { //no error and valid BYTE size
310
311
        } else { //operand is not a number - consider a label
          auto r2 = is_label_in_sym_tab(ops[0]);
312
313
          if (r2 == INVALID_INDEX) { // not in symbol table - check name,
              store label in sym_tab and emit error
```

```
if (is_valid_label_name(ops[0])) {
314
315
               sym_tab.insert(sym_tab.begin(), Symbol{ops[0], "UNK", -1});
316
317
               print_err_to_lis(INVALID_LABEL_FORMAT, "");
318
               has_error = true;
319
320
          } else if ((sym_tab[r2].value < BYTE_MIN || sym_tab[r2].value >
              UINT16_MAX)) { //label in sym_tab
321
             print_err_to_lis(INVALID_OPERAND, "WORD must be 8-bit size (0,255)
                ");
322
            has_error = true;
323
          }
324
        }
325
      }
326 }
327
328
    /* process the directive based on the index in directives */
    void process_directive(short int d_id, vector<string> &rec, string p_tok)
330
      /*********** */
331
      vector<string> operands = {};
332
      if (rec.size() == 2) { //has operand}
333
        auto ops = rec[1];
334
        /* split different operands - separated by comma */
335
        stringstream ss(ops); //
336
        string tok;
337
        while (getline(ss, tok, ',')) {
338
          operands.push_back(tok);
339
        }
      }
340
341
      directiveIndexes di = static_cast < directiveIndexes > (d_id);
342
      switch (di) {
343
344
      case dirALIGN:
345
        handleDirALIGN (operands);
346
        break:
347
      case dirBSS:
348
        handleDirBSS(operands);
349
        break;
350
      case dirBYTE:
351
        handleDirBYTE(operands);
352
        loc_counter += BYTE_INCREASE;
353
        break:
354
      case dirEND:
355
        handleDirEND(operands);
356
        break;
357
      case dirEQU:
358
        handleDirEQU(operands, p_tok);
359
        break:
360
      case dirORG:
361
        handleDirORG(operands);
362
        break;
363
      case dirWORD: //6: //WORD
364
        handleDirWORD (operands);
```

```
365
        loc_counter += WORD_INCREASE;
        break;
366
367
      default:
368
        break;
369
370
      return;
371 }
372
    /*function to validate tokens in a record for pass 1*/
    void validate_tokens(vector<string> &toks) {
374
375
376
      if (toks.size() > 3) { //too many tokens in a record
377
        print_err_to_lis(INVALID_RECORD, "too many tokens ");
378
        has_error = true;
379
        return;
      }
380
381
382
      //consider 1st token as instruction
383
      short int id = check_if_instruction(toks[0]);
384
385
      if (id != INVALID_INDEX) { //an instruction - next token must present
         and operand(s)
386
387
        validate_instruction(id, toks);
388
      } else { //either directive or label
389
        id = check_if_directive(toks[0]);
390
        if (id != INVALID_INDEX) { // a directive found - there may or may not
391
             have operand(s)
392
          if (id == 4) {
                                     //EQU should not be here
            print_err_to_lis(UNDEFINED_SYMBOL, "EQU should be preceded by LBL"
393
394
            has_error = true;
395
          } else {
396
            process_directive(id, toks);
397
398
399
        } else { // this token is a label - following token must be INST/DIR,
            if any
400
401
          if (is_valid_label_name(toks[0])) { //valid name - go ahead
402
            id = is_label_in_sym_tab(toks[0]);
            if (id == INVALID_INDEX) { //no label in sym_tab with this name -
403
                so insert
404
              sym_tab.insert(sym_tab.begin(), Symbol{toks[0], "LBL",
                  loc_counter});
            } else if (!sym_tab[id].type.compare("UNK")) { //UNK label found -
405
                 change type and value
406
              sym_tab[id].type = "LBL";
407
              sym_tab[id].value = loc_counter;
408
            } else { //duplicate label
409
              print_err_to_lis(DUPLICATE_LABEL, "");
410
              has_error = true;
411
            }
```

```
412
          } else { //invalid label name
413
            print_err_to_lis(INVALID_LABEL_FORMAT, "Invalid Label nmae..");
414
            has_error = true;
415
          }
416
          if (toks.size() > 1) { //more tokens are there and has to be INST/
            string prev_tok = toks[0];
417
            toks.erase(toks.begin()); //erase first token
418
            id = check_if_instruction(toks[0]);
419
420
            if (id != INVALID_INDEX) { //an instruction - next token must
                present and operand(s)
421
               validate_instruction(id, toks);
            } else { //either directive or label
422
423
              id = check_if_directive(toks[0]);
424
              if (id != INVALID_INDEX) { // a directive found - there may or
                  may not have operand(s)
425
                 process_directive(id, toks, prev_tok);
426
              } else { // this tok is a label - again! -Error
427
                 print_err_to_lis(MISSING_INSTRUCTION_DIRECTIVE, "Expected INST
                    /DIR after a LBL");
428
                 has_error = true;
429
              }
430
            }
431
            /***** */
432
433
          }
434
        }
435
      }
436 }
437
438
    /* conducts pass1 */
439
    bool Pass1(string src_fname) {
440
      // read the src file line by line and process it
441
      ifstream ifs;
442
      ifs.open(src_fname);
443
      string line;
                             //to hold the content of a line
      short int n_line = 0; //corresponding line number in the src file
444
445
      if (ifs.is_open()) {
446
        //bool no_err = true;
447
        //read each line of src file and process it
448
        while (getline(ifs, line)) {
449
          n_line++;
          ofs << "\t" << n_line << "\t" << line << endl;
450
          if (line.empty()) {
451
452
            continue;
          } else {
453
454
            //get tokens from the line
455
            vector < string > tokens = {};
456
            get_tokens(line, tokens);
            if (tokens.size() > 0) {
457
458
              validate_tokens(tokens);
459
            } else {
460
              continue;
461
```

```
462
          }
463
464
465
        ifs.close();
466
467
      } else {
468
        cout << "Could not open source file: " << src_fname << endl;</pre>
469
         return false;
470
471
472
      for (unsigned short int i = 0; i < sym_tab.size(); ++i) {</pre>
473
         if (!sym_tab[i].type.compare("UNK")) { // found an 'UNK' entry
474
           has_error = true;
475
           break;
476
        }
      }
477
478
479
      if (has_error) {
480
         //print sym_tab
         cout << "Has Error...printing to LIS" << endl;</pre>
481
482
         ofs << "First pass error....assembly terminated...." << endl;
483
484
         ofs << "\n **** Symbol Table ***" << std::endl;
485
         ofs << "Name\t\tType\tValue\tDecimal" << std::endl;
486
487
        for (auto s : sym_tab) {
488
           stringstream ss;
           ss << std::uppercase << std::setfill('0') << std::setw(4) << std::
489
              hex << s.value;</pre>
490
           string hex_v;
491
           if (s.value == -1) {
492
             hex_v = "FFFF";
493
           } else {
494
             string t = ss.str();
             hex_v = (t.length() > 4) ? t.substr(t.length() - 4, 4) : t;
495
496
497
           ofs << s.name << "\t\t" << s.type << "\t" << hex_v << "\t" << s.type
              value << endl;</pre>
498
499
        ofs.close();
500
        return false;
      } else {
501
502
         cout << "No Error in Pass1...starting Pass 2" << endl;</pre>
503
         // ofs<<"First pass error....assembly terminated...."<<endl;
504
        //ofs.close();
505
506
        if (Pass2(src_fname)) {
507
          return true;
508
        } else {
509
           cout << " Problem in Pass2.." << endl;</pre>
510
           return false;
        }
511
      }
512
513 }
```

## 1.5 Pass 2

#### Header

```
1 #pragma once
2 #ifndef _PASS2_H
3 #define _PASS2_H
5 #include "Globals.h"
6
7 #define SET_BIT 1
8 #define CLEAR_BIT 0
9 #define INSTRUCTION_LEN 2
10 #define BSS_OPCODE 0
11 #define MAX_BYTE_SREC_DATA 28 //maximum number of byte in srec data field
12 #define ADDR_BYTES_SREC 2
                                 //number of byte in address fieled
13 #define CHKSUM_BYTE_SREC 1
                                  //number of byte in checksumS fieled
14
15 extern short loc_counter;
16 extern bool has_error;
17 extern vector <Inst> inst_set;
18 extern vector < Symbol > sym_tab;
20 /************ Instruction Set Structs for Pass 2 ***********/
21
22 enum PrePostIncrDecr {
23
    None,
24
    PreIncrement,
25
    PreDecrement,
26
    PostIncrement,
27
     PostDecrement
28 };
29
30 enum InstType {
31
    MemAccessLD,
32
     MemAccessST.
33
    MemAccessRelLD,
34
    MemAccessRelST,
35
     RegInit,
36
     Branch13,
37
    Branch10,
38
     Cex,
39
     Arith,
40
     RegExchange,
41
     OneAddr
42 };
43
  /* Register direct and register direct with pre or post auto-increment or
      auto-decrement Inst - Section 6.1.1 (LD and ST) used when expected
      operands of type - (IDR,R) or (R,IDR) */
45 struct MemAccessInstruction {
    unsigned _dst : 3;
46
                             //dest register
47
     unsigned _src : 3;
                             //src register
     unsigned _wordByte : 1; //word or byte flag
48
49
     unsigned _inc : 1;
                             //increment flag
```

```
//decrement flag
     unsigned _dec : 1;
51
                            //pre/post flag
     unsigned _prpo : 1;
     unsigned _opCode : 6;
52
                            //opcode for ld or st instruction
53 };
54
55 union MemAccessOverlay {
   unsigned short sh;
     MemAccessInstruction inst;
57
58 };
59
60 /* Register Relative memory access Inst - Section 6.1.2 (LDR and STR) used
       when expected operands of type - (R,OFFSET,R) or (R,R,OFFSET) */
61 struct MemAccessRelativeInstruction {
   unsigned _dst : 3;
62
                           //dest register
63
     unsigned _src : 3;
                            //src register
    unsigned _wordByte : 1; //word or byte flag
64
   short int _offset : 7; //offset value
65
    unsigned _opCode : 2; //opcode for ldr or str instruction
67 };
68
69 union MemAccessRelativeOverlay {
70
   unsigned short sh;
71
     MemAccessRelativeInstruction inst;
72 };
73
74 /* Register Initialization Instruction - Section 6.2 used when expected
      operands of type - (BYTE,R)
75 struct RegisterInitInstruction {
76
    unsigned _dst : 3; //dest register
     unsigned _Byte : 8; //8-bit value
77
     unsigned _opCode : 5; //opcode for the instruction
78
79 };
80
81 union RegisterInitOverlay {
82
   unsigned short sh;
83
     RegisterInitInstruction inst;
84 };
85
86 /* Branching with 13-bit offset Inst - Section 6.3 (BL) used when expected
       operands of type - L13 */
87 struct Br13Instruction {
     short int _offset : 13; //offset value
88
     short int _opCode : 3; //opcode for BL instruction
89
90 };
91
92 union Br13Overlay {
93
   unsigned short sh;
94
     Br13Instruction inst;
95 };
96
  /* Branching with 10-bit offset Inst - Section 6.3 (Branching other than
      BL) used when expected operands of type - L10 */
98 struct Br10Instruction {
     short int _offset : 10; //offset value
```

```
100
      short int _opCode : 6; //opcode for branching instruction except BL
101 };
102
103 union Br100verlay {
104
    unsigned short sh;
105
      Br10Instruction inst;
106 };
107
108 /* Conditional Execution Inst - Section 6.4 (CEX) expected operands (
       COND_CEC, TCFC, TCFC) */
109 struct CexInstruction {
     unsigned _fc : 3;
110
111
      unsigned _tc : 3;
      unsigned _condCec : 4;
112
      unsigned _opCode : 6;
113
114 };
115
116 union CexOverlay {
117
     unsigned short sh;
118
      CexInstruction inst;
119 };
120
121 /* 2-operand (REG-REG or CON-REG) Inst - Section 6.5 and Reg Exchange MOV
       (.B or .W) expected operands (CON_R,R) */
122 struct ArithInstruction {
123
     unsigned _dst : 3;
124
      unsigned _src : 3;
      unsigned _wordByte : 1;
125
126
      unsigned _regCon : 1;
127
      unsigned _opCode : 8;
128 };
129
130 union ArithOverlay {
     unsigned short sh;
131
132
      ArithInstruction inst;
133 };
134
135 /* Register exchange (REG-REG) Inst - Section 6.6 SWAP, except MOV(.B or .
       W) expected operands (R,R) */
136 struct RegExchangeInstruction {
     unsigned _dst : 3;
137
      unsigned _src : 3;
138
      unsigned _wordByte : 1;
139
      unsigned _regCon : 1;
140
      unsigned _opCode : 8;
141
142 };
143
144 union RegExchangeOverlay {
145
      unsigned short sh;
146
      RegExchangeInstruction inst;
147 };
148
149 /* Single register Inst - Section 6.7 expected operands (R) */
150 struct OneAddrInstruction {
```

```
151
      unsigned _dst : 3;
152
      unsigned _zeros : 3;
153
      unsigned _wordByte : 1;
      unsigned _zero : 1;
154
155
      unsigned _opCode : 8;
156 };
157
158 union OneAddrOverlay {
159
     unsigned short sh;
160
      OneAddrInstruction inst;
161 };
162
163 /*<<<<<<<>>>>>>> */
164 enum SRec_Type {
165
      SO,
166
      S1,
167
      S9
168 };
169
170 struct SRec {
171
   SRec_Type _type;
172
      string _count;
                        //char _count[2];
     string _addr;
                        //char _addr[4];
173
      string _data;
174
                        //should be max 28 byte
175
      string _checksum; //char _checksum[2];
176 };
177
178 //std::filesystem::path getexepath();
179 void proc_instruction(short int inst_id, vector<string> &toks);
180 void proc_directive(short int d_id, vector<string> &rec, string p_tok = ""
181 void proc_tokens(vector<string> &toks);
182 bool Pass2(string src_fname);
183
184 #endif //_PASS2_H
   Source
 1 #ifdef WINDOWS
 2 #include <windows.h>
 3 #else
 4 #include <dirent.h>
 5 #include <limits.h>
 6 #include <unistd.h>
 7 #endif
 8 #include "Pass2.h"
 9 #include <stdlib.h>
10
11 extern short loc_counter;
12 extern bool has_error;
13 extern vector < Inst > inst_set;
14 extern vector < Symbol > sym_tab;
15 ofstream of_xme;
16 string s1str, s9str;
17
```

```
InstType getInstType(vector<Operand_T> ops) {
18
19
     if (ops.size() == 1 && ops[0] == L10) {
20
       return Branch10;
21
     } else if (ops.size() == 1 && ops[0] == L13) {
22
       return Branch13;
23
     } else if (ops.size() == 1 && (ops[0] == R || ops[0] == SA)) {
24
       return OneAddr;
25
     } else if (ops.size() == 2 \&\& ops[0] == CON_R \&\& ops[1] == R) {
26
       return Arith;
27
     } else if (ops.size() == 2 && ops[0] == R && ops[1] == R) {
28
       return RegExchange;
29
     } else if (ops.size() == 2 \&\& ops[0] == IDR \&\& ops[1] == R) {
30
       return MemAccessLD;
     } else if (ops.size() == 2 && ops[0] == R && ops[1] == IDR) {
31
32
       return MemAccessST;
33
     } else if (ops.size() == 2 && ops[0] == BYTE && ops[1] == R) {
34
       return RegInit;
35
     } else if (ops.size() == 3 && ops[0] == COND_CEC && ops[1] == TCFC &&
        ops[2] == TCFC) {
36
       return Cex;
37
     } else if (ops.size() == 3 && ops[0] == R && ops[1] == OFFSET && ops[2]
        == R) {
       return MemAccessRelLD;
38
39
     } else {
40
       return MemAccessRelST;
41
42 }
43
   /* generate opcode for Br13 instruction BL */
44
   void handleBranch13(short int inst_id, vector<string> &ops, unsigned short
       &opcode) {
46
     // find label index from sym_tab
47
     auto lbl_index = is_label_in_sym_tab(ops[0]);
     short int offset = sym_tab[lbl_index].value - loc_counter - 2;
48
49
     auto opc = stoi(inst_set[inst_id].opcode, nullptr, 2);
50
     Br130verlay instCode;
51
     instCode.inst._offset = offset >> 1;
52
     instCode.inst._opCode = opc;
53
     opcode = instCode.sh;
54 }
55
56 /* generate opcode for Br10 instruction branching other than BL */
   void handleBranch10(short int inst_id, vector<string> &ops, unsigned short
       &opcode) {
58
     // find\ label\ index\ from\ sym\_tab
     auto lbl_index = is_label_in_sym_tab(ops[0]);
59
     short int offset = sym_tab[lbl_index].value - loc_counter - 2;
60
     auto opc = stoi(inst_set[inst_id].opcode, nullptr, 2);
61
62
     Br100verlay instCode;
63
     instCode.inst._offset = offset >> 1;
     instCode.inst._opCode = opc;
64
65
     opcode = instCode.sh;
66 }
67
```

```
68 /* generate opcode for Arithmatic (REG/CON, REG) instruction */
69 void handleArith(short int inst_id, vector<string> &ops, unsigned short &
       opcode) {
70
      // find label index from sym_tab
71
      bool is_const = false;
72
      short int lbl_index;
73
      auto src_index = is_register(ops[0]);
      auto dst_index = is_register(ops[1]);
74
75
      short int v;
76
      if (src_index == INVALID_INDEX) {
77
        //\ \mathit{src}\ \mathit{is}\ \mathit{not}\ \mathit{a}\ \mathit{REG}\ \mathit{but}\ \mathit{CONST}
78
         is_const = true;
79
        // find the value of the CONST then
80
         if (is_numeric(ops[0])) {
81
           str2int(ops[0], v);
82
        } else {
83
           lbl_index = is_label_in_sym_tab(ops[0]);
84
           v = sym_tab[lbl_index].value;
        }
85
      }
86
87
      bool is_byte = false;
88
      // check last 2 chars to check whether ".B" is present in instruction
      string last2chars = inst_set[inst_id].mnemonic.substr(inst_set[inst_id].
89
          mnemonic.size() - 2);
90
      if (last2chars.compare(".B") == 0) {
91
        // instruction ends with .B
92
        is_byte = true;
93
      auto opc = stoi(inst_set[inst_id].opcode, nullptr, 2);
94
      ArithOverlay instCode;
95
      // populate
96
97
      instCode.inst._dst = sym_tab[dst_index].value;
98
      if (is_const) {
99
         short int src_value = 0;
         if (v == 0) {
100
101
          src_value = 0;
102
        } else if (v == 1) {
103
           src_value = 1;
104
        } else if (v == 2) {
105
           src_value = 2;
106
        } else if (v == 4) {
107
           src_value = 3;
        } else if (v == 8) {
108
109
           src_value = 4;
        } else if (v == 16) {
110
111
           src_value = 5;
        } else if (v == 32) {
112
113
          src_value = 6;
114
        \} else if (v == -1) {
115
           src_value = 7;
116
        }
117
118
         instCode.inst._src = src_value;
119
         instCode.inst._regCon = SET_BIT;
```

```
120
      } else {
121
        instCode.inst._src = sym_tab[src_index].value;
122
        instCode.inst._regCon = CLEAR_BIT;
123
      }
124
125
      if (is_byte) {
126
        instCode.inst._wordByte = SET_BIT;
127
      } else {
128
        instCode.inst._wordByte = CLEAR_BIT;
129
130
131
      instCode.inst._opCode = opc;
132
133
      opcode = instCode.sh;
134 }
135
136
   /* generate opcode for Register Exchange (REG, REG) instruction SWAP -
       note: MOV constants as well, so, it is handled using 2-op inst (Arith)
137 void handleRegExchange(short int inst_id, vector<string> &ops, unsigned
       short &opcode) {
138
      // find REG index from sym_tab
139
140
      auto src_index = is_register(ops[0]);
      auto dst_index = is_register(ops[1]);
141
142
143
      auto opc = stoi(inst_set[inst_id].opcode, nullptr, 2);
      RegExchangeOverlay instCode;
144
      // populate
145
      instCode.inst._dst = sym_tab[dst_index].value;
146
      instCode.inst._src = sym_tab[src_index].value;
147
148
      instCode.inst._wordByte = CLEAR_BIT; // this bit and the next are
         ignored but set to 0 for completeness
149
      instCode.inst._regCon = CLEAR_BIT;
150
      instCode.inst._opCode = opc;
151
152
      opcode = instCode.sh;
153 }
154
   /* generate opcode for OneAddr (REG) instruction SRA, RRC SWPB SXT */
155
    void handleOneAddr(short int inst_id, vector<string> &ops, unsigned short
       &opcode) {
      // find label index from sym_tab
157
      auto dst_index = is_register(ops[0]);
158
159
      bool is_byte = false;
      // check last 2 chars to check whether ".B" is present in instruction
160
      string last2chars = inst_set[inst_id].mnemonic.substr(inst_set[inst_id].
161
         mnemonic.size() - 2);
      if (last2chars.compare(".B") == 0) {
162
163
        // instruction ends with .B
        is_byte = true;
164
      }
165
      auto opc = stoi(inst_set[inst_id].opcode, nullptr, 2);
166
167
      OneAddrOverlay instCode;
```

```
168
      // populate
169
      instCode.inst._dst = sym_tab[dst_index].value;
      instCode.inst._zeros = CLEAR_BIT;
170
171
      if (is_byte) {
        instCode.inst._wordByte = SET_BIT;
172
173
      } else {
174
        instCode.inst._wordByte = CLEAR_BIT;
175
176
      instCode.inst._zero = CLEAR_BIT;
      instCode.inst._opCode = opc;
177
178
179
      opcode = instCode.sh;
180 }
181
182 /* generate opcode for Direct Memory Loading (LD) instruction */
   void handleMemAccessLD(short int inst_id, vector<string> &ops, unsigned
       short &opcode) {
      PrePostIncrDecr addr_modifier = None;
184
185
      if (ops[0].front() == '+') { // pre-increment
        addr_modifier = PreIncrement;
186
187
      } else if (ops[0].front() == '-') {
188
        addr_modifier = PreDecrement;
      } else if (ops[0].back() == '+') {
189
        addr_modifier = PostIncrement;
190
191
      } else if (ops[0].back() == '-') {
192
        addr_modifier = PostDecrement;
193
      }
194
195
      auto src_index = is_register(ops[0]);
196
      auto dst_index = is_register(ops[1]);
197
      bool is_byte = false;
198
      // check last 2 chars to check whether ".B" is present in instruction
      string last2chars = inst_set[inst_id].mnemonic.substr(inst_set[inst_id].
199
         mnemonic.size() - 2);
      if (last2chars.compare(".B") == 0) {
200
201
        // instruction ends with .B
202
        is_byte = true;
203
      }
204
      auto opc = stoi(inst_set[inst_id].opcode, nullptr, 2);
205
      MemAccessOverlay instCode;
206
      // populate
207
      instCode.inst._dst = sym_tab[dst_index].value;
208
      instCode.inst._src = sym_tab[src_index].value;
209
      switch (addr_modifier) {
      case PreIncrement:
210
211
        instCode.inst._prpo = SET_BIT;
        instCode.inst._dec = CLEAR_BIT;
212
213
        instCode.inst._inc = SET_BIT;
214
        break:
215
      case PreDecrement:
        instCode.inst._prpo = SET_BIT;
216
217
        instCode.inst._dec = SET_BIT;
218
        instCode.inst._inc = CLEAR_BIT;
219
        break;
```

```
220
      case PostIncrement:
221
        instCode.inst._prpo = CLEAR_BIT;
222
        instCode.inst._dec = CLEAR_BIT;
223
        instCode.inst._inc = SET_BIT;
224
        break;
225
      case PostDecrement:
        instCode.inst._prpo = CLEAR_BIT;
226
        instCode.inst._dec = SET_BIT;
227
228
        instCode.inst._inc = CLEAR_BIT;
229
      {\tt default:} \  \, // \  \, no \  \, pre/post \  \, increment/decrement
230
231
        instCode.inst._prpo = CLEAR_BIT;
        instCode.inst._dec = CLEAR_BIT;
232
233
        instCode.inst._inc = CLEAR_BIT;
234
        break;
      }
235
236
237
      if (is_byte)
238
        instCode.inst._wordByte = SET_BIT;
239
      else
240
        instCode.inst._wordByte = CLEAR_BIT;
241
      instCode.inst._opCode = opc;
242
      opcode = instCode.sh;
243 }
244
   /* generate opcode for Direct Memory Store (ST) instruction */
   void handleMemAccessST(short int inst_id, vector<string> &ops, unsigned
       short &opcode) {
      PrePostIncrDecr addr_modifier = None;
247
      if (ops[1].front() == '+') { // pre-increment}
248
        addr_modifier = PreIncrement;
249
250
      } else if (ops[1].front() == '-') {
        addr_modifier = PreDecrement;
251
252
      } else if (ops[1].back() == '+') {
        addr_modifier = PostIncrement;
253
254
      } else if (ops[1].back() == '-') {
255
        addr_modifier = PostDecrement;
256
      }
257
      auto src_index = is_register(ops[0]);
258
259
      auto dst_index = is_register(ops[1]);
260
      bool is_byte = false;
      // check last 2 chars to check whether ".B" is present in instruction
261
262
      string last2chars = inst_set[inst_id].mnemonic.substr(inst_set[inst_id].
         mnemonic.size() - 2);
263
      if (last2chars.compare(".B") == 0) {
        264
265
        is_byte = true;
266
      }
      auto opc = stoi(inst_set[inst_id].opcode, nullptr, 2);
267
268
      MemAccessOverlay instCode;
      // populate
269
270
      instCode.inst._dst = sym_tab[dst_index].value;
271
      instCode.inst._src = sym_tab[src_index].value;
```

```
272
      switch (addr_modifier) {
273
      case PreIncrement:
274
        instCode.inst._prpo = SET_BIT;
275
        instCode.inst._dec = CLEAR_BIT;
276
        instCode.inst._inc = SET_BIT;
277
        break;
278
      case PreDecrement:
279
        instCode.inst._prpo = SET_BIT;
280
        instCode.inst._dec = SET_BIT;
        instCode.inst._inc = CLEAR_BIT;
281
282
        break;
283
      case PostIncrement:
284
        instCode.inst._prpo = CLEAR_BIT;
285
        instCode.inst._dec = CLEAR_BIT;
        instCode.inst._inc = SET_BIT;
286
287
        break;
288
      case PostDecrement:
289
        instCode.inst._prpo = CLEAR_BIT;
290
        instCode.inst._dec = SET_BIT;
        instCode.inst._inc = CLEAR_BIT;
291
292
        break;
293
      default: // no pre/post increment/decrement
294
        instCode.inst._prpo = CLEAR_BIT;
295
        instCode.inst._dec = CLEAR_BIT;
296
        instCode.inst._inc = CLEAR_BIT;
297
        break;
298
      }
299
300
      if (is_byte)
301
        instCode.inst._wordByte = SET_BIT;
302
303
        instCode.inst._wordByte = CLEAR_BIT;
304
305
      instCode.inst._opCode = opc;
306
      opcode = instCode.sh;
307 }
308
309 /* generate opcode for Cex (CEX) instruction */
310 void handleCex(short int inst_id, vector<string> &ops, unsigned short &
       opcode) {
311
      // operand format: COND, TC, FC
      auto cond_index = is_cond(ops[0]); // index of the COND in 'cecs'
312
      // find tc value
313
      short int tc;
314
      if (is_numeric(ops[1])) { // tc is a value (not label)
315
316
        str2int(ops[1], tc);
      } else { // tc value is suuplied as label - find the label value in
317
         sym_tab
318
        auto lbl_index = is_label_in_sym_tab(ops[1]);
319
        tc = sym_tab[lbl_index].value;
      }
320
321
      // find fc value
322
      short int fc;
      if (is_numeric(ops[2])) { // tc is a value (not label)
323
```

```
324
        str2int(ops[2], fc);
325
      } else { // tc value is suuplied as label - find the label value in
326
        auto lbl_index = is_label_in_sym_tab(ops[2]);
327
        fc = sym_tab[lbl_index].value;
328
329
330
      auto opc = stoi(inst_set[inst_id].opcode, nullptr, 2);
331
      CexOverlay instCode;
332
      // populate
333
      instCode.inst._fc = fc;
334
      instCode.inst._tc = tc;
335
      instCode.inst._condCec = cec_values[cond_index];
336
      instCode.inst._opCode = opc;
337
338
      opcode = instCode.sh;
339 }
340
341
   /* generate opcode for Register Initialization (MOVL, MOVLZ, etc)
       instruction */
342
   void handleRegInit(short int inst_id, vector<string> &ops, unsigned short
       &opcode) {
      // find the BYTE value
343
344
      short int b;
345
      if (is_numeric(ops[0])) { // tc is a value (not label)
346
        str2int(ops[0], b);
347
      } else { // tc value is suuplied as label - find the label value in
         sym\_tab
348
        auto lbl_index = is_label_in_sym_tab(ops[0]);
349
        b = sym_tab[lbl_index].value;
350
351
      // find REG index
352
      auto reg_index = is_register(ops[1]);
353
      auto opc = stoi(inst_set[inst_id].opcode, nullptr, 2);
354
      RegisterInitOverlay instCode;
355
      // populate
356
      instCode.inst._Byte = b;
357
      instCode.inst._dst = sym_tab[reg_index].value;
      instCode.inst._opCode = opc;
358
359
360
      opcode = instCode.sh;
361 }
362
363 /* generate opcode for Relative Memory Loading (LDR) instruction */
364 void handleMemAccessRelLD(short int inst_id, vector<string> &ops, unsigned
        short &opcode) {
      auto src_index = is_register(ops[0]);
365
      auto dst_index = is_register(ops[2]);
366
367
      // get offset value
      short int offset;
368
369
      if (is_numeric(ops[1])) {
370
        str2int(ops[1], offset);
371
      } else { // should not reach here, but in case
372
        auto lbl_index = is_label_in_sym_tab(ops[1]);
```

```
373
        offset = sym_tab[lbl_index].value;
374
      }
375
      bool is_byte = false;
376
      // check last 2 chars to check whether ".B" is present in instruction
377
      string last2chars = inst_set[inst_id].mnemonic.substr(inst_set[inst_id].
         mnemonic.size() - 2);
378
      if (last2chars.compare(".B") == 0) {
        // instruction ends with .B
379
380
        is_byte = true;
      }
381
382
      auto opc = stoi(inst_set[inst_id].opcode, nullptr, 2);
383
      MemAccessRelativeOverlay instCode;
384
      // populate
385
      instCode.inst._dst = sym_tab[dst_index].value;
386
      instCode.inst._offset = offset;
387
      instCode.inst._src = sym_tab[src_index].value;
388
389
      if (is_byte)
390
        instCode.inst._wordByte = SET_BIT;
391
      else
392
        instCode.inst._wordByte = CLEAR_BIT;
393
394
      instCode.inst._opCode = opc;
395
      opcode = instCode.sh;
396 }
397
398 /* generate opcode for Relative Memory Store (STR) instruction */
    void handleMemAccessRelST(short int inst_id, vector<string> &ops, unsigned
399
        short &opcode) {
      auto src_index = is_register(ops[0]);
400
      auto dst_index = is_register(ops[1]);
401
402
      // get offset value
      short int offset;
403
404
      if (is_numeric(ops[2])) {
405
        str2int(ops[2], offset);
      } else { // should not reach here, but in case
406
        auto lbl_index = is_label_in_sym_tab(ops[2]);
407
408
        offset = sym_tab[lbl_index].value;
409
      }
410
      bool is_byte = false;
411
      // check last 2 chars to check whether ".B" is present in instruction
      string last2chars = inst_set[inst_id].mnemonic.substr(inst_set[inst_id].
412
         mnemonic.size() - 2);
      if (last2chars.compare(".B") == 0) {
413
        // instruction ends with .B
414
        is_byte = true;
415
416
      auto opc = stoi(inst_set[inst_id].opcode, nullptr, 2);
417
418
      MemAccessRelativeOverlay instCode;
419
      //populate
420
      instCode.inst._dst = sym_tab[dst_index].value;
421
      instCode.inst._offset = offset;
422
      instCode.inst._src = sym_tab[src_index].value;
423
```

```
424
      if (is_byte) {
        instCode.inst._wordByte = SET_BIT;
425
426
427
        instCode.inst._wordByte = CLEAR_BIT;
428
429
430
      instCode.inst._opCode = opc;
431
      opcode = instCode.sh;
432
433
   }
434
435
   /* validates the operands of an instruction - if not, error message is
       written to the LIS file */
436
    void proc_instruction(short int inst_id, vector<string> &toks, string &
       line, short int &n) {
437
      vector<string> operands = {};
438
      auto ops = toks[1];
                             //first token is the instruction and 2nd token
         holds operand(s)
      stringstream ss(ops); //to split into separate operands from the token
439
      string tok;
440
441
      while (getline(ss, tok, ',')) { //operands are separated by comma ','
442
        operands.push_back(tok);
443
      }
444
      auto ex_ops = inst_set[inst_id].expected_operands;
      //assume - error checked in pass1
445
446
      InstType it = getInstType(ex_ops);
447
      unsigned short opcode;
448
      switch (it) {
      case Branch13:
449
        handleBranch13(inst_id, operands, opcode);
450
451
      case Branch10:
452
        handleBranch10(inst_id, operands, opcode);
453
        break;
454
      case Arith:
        handleArith(inst_id, operands, opcode);
455
456
        break:
457
      case RegExchange:
458
        handleRegExchange(inst_id, operands, opcode);
459
        break:
460
      case OneAddr:
461
        handleOneAddr(inst_id, operands, opcode);
462
        break:
      case MemAccessLD:
463
464
        handleMemAccessLD(inst_id, operands, opcode);
465
      case MemAccessST:
466
        handleMemAccessST(inst_id, operands, opcode);
467
468
        break;
      case Cex:
469
470
        handleCex(inst_id, operands, opcode);
471
        break;
472
      case RegInit:
473
        handleRegInit(inst_id, operands, opcode);
474
        break;
```

```
475
      case MemAccessRelLD:
476
        handleMemAccessRelLD(inst_id, operands, opcode);
477
478
      case MemAccessRelST:
479
        handleMemAccessRelST(inst_id, operands, opcode);
480
        break;
481
      default:
482
        break;
483
484
485
      // print to file
486
      stringstream ss_loc, ss_opcode;
487
      ss_loc << std::uppercase << std::setfill('0') << std::setw(4) << std::
         hex << loc_counter;</pre>
488
      ss_opcode << std::uppercase << std::setfill('0') << std::setw(4) << std
         ::hex << opcode;
      string t = ss_loc.str();
489
490
      string hex_loc = (t.length() > 4) ? t.substr(t.length() - 4, 4) : t;
491
      t = ss_opcode.str();
      string hex_opcode = (t.length() > 4) ? t.substr(t.length() - 4, 4) : t;
492
493
494
      ofs << n << "\t" << hex_opcode << "\t" << line <<
         endl;
495
      s1str = s1str + hex_loc + hex_opcode;
496
497
      loc_counter += INSTRUCTION_LEN; //each instruction needs 2-bytes
498 }
499
500
   /* generates opcode for BSS */
501
    void handleBSS(vector<string> &ops, string &line, short int &n) {
502
      short int r;
503
      if (is_numeric(ops[0])) { // BSS operand is numeric
        str2int(ops[0], r);
504
505
      } else { // the value is in sym_tab
        auto lbl_index = is_label_in_sym_tab(ops[0]);
506
507
        r = sym_tab[lbl_index].value;
508
      }
509
      // print to file
510
      stringstream ss_loc, ss_opcode;
511
      ss_loc << std::uppercase << std::setfill('0') << std::setw(4) << std::
         hex << loc_counter;</pre>
512
      ss_opcode << std::uppercase << std::setfill('0') << std::setw(4) << std
         ::hex << BSS_OPCODE;
      string t = ss_loc.str();
513
      string hex_loc = (t.length() > 4) ? t.substr(t.length() - 4, 4) : t;
514
515
      t = ss_opcode.str();
      string hex_opcode = (t.length() > 4) ? t.substr(t.length() - 4, 4) : t;
516
517
      ofs << n << "\t" << hex_opcode << "\t" << line <<
518
519
      s1str = s1str + hex_loc + hex_opcode;
520
      loc_counter += r;
521 }
522
```

```
523 /* generates opcode for BYTE directive */
   void handleBYTE(vector<string> &ops, string &line, short int &n) {
525
      short int r;
526
      if (is_numeric(ops[0])) {
527
        str2int(ops[0], r);
528
      } else { // operand is not a number - consider a label
529
        auto r2 = is_label_in_sym_tab(ops[0]);
530
        r = sym_tab[r2].value;
531
532
533
      //print to file
534
      stringstream ss_loc, ss_opcode;
      ss_loc << std::uppercase << std::setfill('0') << std::setw(4) << std::
535
         hex << loc_counter;</pre>
536
      ss_opcode << std::uppercase << std::setfill('0') << std::setw(4) << std
         ::hex << r;
      string t = ss_loc.str();
537
538
      string hex_loc = (t.length() > 4) ? t.substr(t.length() - 4, 4) : t;
539
      t = ss_opcode.str();
      string hex_opcode = (t.length() > 4) ? t.substr(t.length() - 4, 4) : t;
540
541
542
      ofs << n << "\t" << hex_opcode << "\t" << line <<
         endl;
543
      s1str = s1str + hex_loc + hex_opcode;
      loc_counter += BYTE_INCREASE;
544
545
   }
546
   /* generates opcode for BYTE directive */
547
   void handleWORD(vector<string> &ops, string &line, short int &n) {
548
549
      short int r;
550
      if (is_numeric(ops[0])) {
551
        str2int(ops[0], r);
552
      } else { // operand is not a number - consider a label
553
        auto r2 = is_label_in_sym_tab(ops[0]);
554
        r = sym_tab[r2].value;
555
556
557
      // print to file
      stringstream ss_loc, ss_opcode;
558
      ss_loc << std::uppercase << std::setfill('0') << std::setw(4) << std::
559
         hex << loc_counter;</pre>
      ss_opcode << std::uppercase << std::setfill('0') << std::setw(4) << std
560
         ::hex << r;
561
      string t = ss_loc.str();
      string hex_loc = (t.length() > 4) ? t.substr(t.length() - 4, 4) : t;
562
563
      t = ss_opcode.str();
      string hex_opcode = (t.length() > 4) ? t.substr(t.length() - 4, 4) : t;
564
565
      ofs << n << "\t" << hex_opcode << "\t" << line <<
566
567
      s1str = s1str + hex_loc + hex_opcode;
568
      loc_counter += WORD_INCREASE;
569 }
570 /* process the directive based on the index in directives */
```

```
571 void proc_directive(short int d_id, vector<string> &rec, string &line,
       short int &n, string p_tok) {
      vector<string> operands = {};
572
573
      if (rec.size() == 2) { // has operand}
574
        auto ops = rec[1];
575
        /* split different operands - separated by comma */
576
        stringstream ss(ops); //
577
        string tok;
578
        while (getline(ss, tok, ',')) {
579
          operands.push_back(tok);
580
        }
581
      }
582
      directiveIndexes di = static_cast < directiveIndexes > (d_id);
      short int r;
583
584
      switch (di) {
585
      case dirALIGN:
586
        if (loc_counter % 2 != 0) {
587
          loc_counter++;
        } /* if odd increment the address do nothing, print to ofs */
588
        ofs << n << "\t" << line << endl;
589
590
        break:
591
      case dirBSS:
592
        handleBSS(operands, line, n);
593
      case dirBYTE: //2: //BYTE
594
595
        handleBYTE(operands, line, n);
596
        break;
597
      case dirEND:
        // extract the start address, if provided
598
        if (operands.size() == 1) {
599
600
          short int r;
601
          if (is_numeric(operands[0])) {
602
            str2int(operands[0], r);
603
          } else { // operand is not a number - consider a label
            auto r2 = is_label_in_sym_tab(operands[0]);
604
605
            r = sym_tab[r2].value;
606
          }
607
          // print to file
608
          stringstream ss_opcode;
          ss_opcode << std::uppercase << std::setfill('0') << std::setw(4) <<
609
              std::hex << r;
          string t = ss_opcode.str();
610
          string hex_opcode = (t.length() > 4) ? t.substr(t.length() - 4, 4) :
611
               t;
612
          s9str = s9str + hex_opcode;
613
        ofs << n << "\t\t\t" << line << endl;
614
615
        break;
616
      case dirEQU:
617
        /* do nothing - everything is taken care of at Pass 1 */
        ofs << n << "\t\t\t" << line << endl;
618
619
        break;
620
      case dirORG:
621
        // no opcode - just loc_counter is assigned new value
```

```
622
        ofs << n << "\t\t\t" << line << endl;
623
        str2int(operands[0], r);
624
        loc_counter = r;
625
        break;
626
      case dirWORD: // 6: //WORD
627
        handleWORD(operands, line, n);
628
        break:
      default:
629
630
        break:
631
      }
632
      return;
633
    }
634
635
    /* function to validate tokens in a record for pass 1 */
    void proc_tokens(vector<string> &toks, string &line, short int &n) {
636
637
      //consider 1st token as instruction
638
      short int id = check_if_instruction(toks[0]);
639
640
      if (id != INVALID_INDEX) { // an instruction - next token must present
         and operand(s)
641
        proc_instruction(id, toks, line, n);
642
      } else { // either directive or label
        id = check_if_directive(toks[0]);
643
644
        if (id != INVALID_INDEX) { // a directive found - there may or may not
             have operand(s)
          proc_directive(id, toks, line, n, "");
645
646
        } else {
                                   // this token is a label - following token
            must be INST/DIR, if any
647
          if (toks.size() > 1) { // more tokens are there and has to be INST/
             DIR
648
            string prev_tok = toks[0];
649
            toks.erase(toks.begin()); // erase first token
            id = check_if_instruction(toks[0]);
650
651
            if (id != INVALID_INDEX) { // an instruction - next token must
                present and operand(s)
652
              proc_instruction(id, toks, line, n);
653
            } else { // either directive or label
654
              id = check_if_directive(toks[0]);
655
              if (id != INVALID_INDEX) { // a directive found - there may or
                  may not have operand(s)
656
                proc_directive(id, toks, line, n, prev_tok);
              }
657
658
            }
659
          }
660
        }
      }
661
    }
662
663
664
    /* populate checksum for a s-rec (assuming, count, addr and data is
       present) */
665
    void populateChecksum(SRec &srec) {
666
      int result = 0;
667
      short int r;
      // process len field (1 byte) of srec
668
```

```
669
      r = stoi(srec._count, nullptr, 16);
670
      result += r;
      // precess addr field (2 bytes) of srec
671
672
      for (unsigned short int i = 0; i < srec._addr.size(); i += 2) {
673
        string v = srec._addr.substr(i, 2);
674
        r = stoi(v, nullptr, 16);
675
        result += r;
676
      }
      // things are different for {\it SO} and {\it S1} then
677
      if (srec._type == S0) {
678
679
        for (unsigned short int i = 0; i < srec._data.size(); i++) { // each
            char in string
680
          r = srec._data[i];
681
          result += r;
682
        }
683
      } else if (srec._type == S1) {
684
        for (unsigned short int i = 0; i < srec._data.size(); i += 2) {
685
          string v = srec._data.substr(i, 2);
686
          r = stoi(v, nullptr, 16);
687
          result += r;
688
        }
689
      }
      // get ones complement of the sum
690
691
      stringstream ss;
692
      ss << std::uppercase << std::setw(2) << std::hex << ~result; // ones
          complement
693
      string t = ss.str();
694
      srec._checksum = (t.length() > 2) ? t.substr(t.length() - 2, 2) : t;
695 }
696
697 void populateSO(string f, SRec &srec) {
698
      srec._type = S0;
      srec._addr = "0000";
699
700
      unsigned short int len = f.size();
701
      string data0 = f;
702
      if (len > 28) { // file name is more than 28 bytes
703
        len = 28;
704
        data0 = f.substr(0, 28);
705
      }
706
      srec._data = data0;
707
708
      len += ADDR_BYTES_SREC + CHKSUM_BYTE_SREC;
709
      // get the hex string for calculated len
710
      stringstream ss;
      ss << std::uppercase << std::setfill('0') << std::setw(2) << std::hex <<
711
          len;
712
      string t = ss.str();
      srec.\_count = (t.length() > 2) ? t.substr(t.length() - 2, 2) : t;
713
714 }
715
716 void get_addr_opcode(const vector<string> &tokens, string addr, string
       rev_opcode) {}
717
718 /* generate S1 screcs from the s1str string */
```

```
719 void generateS1Recs(vector<string> &s1recs) {
720
      vector<string> all_address = {};
      vector<string> all_opcodes = {};
721
722
      for (unsigned short int i = 0; i < s1str.size(); i += 8) { // 4 chars
          for address and 4 chars for opcode
723
        string a = s1str.substr(i, 4);
724
        all_address.push_back(a);
725
        string o = s1str.substr(i + 4, 4);
726
        all_opcodes.push_back(o);
727
      }
728
729
      unsigned short int index = 0;
      SRec crec = {};
730
731
      crec._type = S1;
732
      crec._addr = all_address[index];
733
      string data = "";
734
      int curr_addr, next_addr;
735
736
      while (index < all_address.size()) {</pre>
        curr_addr = stoi(all_address[index], nullptr, 16);
737
738
        if (index < all_address.size() - 1) {</pre>
739
          next_addr = stoi(all_address[index + 1], nullptr, 16);
740
        } else
741
          next_addr = INVALID_INDEX;
742
743
        data = data + all_opcodes[index].substr(2, 2) + all_opcodes[index].
            substr(0, 2);
744
745
        if (abs(next_addr - curr_addr) > 2 || next_addr == INVALID_NUMBER) {
           // need to populate s1 rec and if req, create new s1
746
          crec._data = data;
747
          unsigned short int len = data.size() / 2 + ADDR_BYTES_SREC +
              CHKSUM_BYTE_SREC;
748
          stringstream ss;
749
          ss << std::uppercase << std::setfill('0') << std::setw(2) << std::
             hex << len;</pre>
750
          string t = ss.str();
751
          crec._count = (t.length() > 2) ? t.substr(t.length() - 2, 2) : t;
          populateChecksum(crec);
752
753
          // insert to vector
754
          string s1RecStr = "S1" + crec._count + crec._addr + crec._data +
              crec._checksum;
755
          s1recs.push_back(s1RecStr);
          if (next_addr == INVALID_INDEX) { // no more S1 rec to produce
756
757
          } else {
                        // we processed the current record
758
            crec = {}; // init
759
760
            crec._type = S1;
761
            index++;
762
            crec._addr = all_address[index];
763
            data = ""; // clear prev conten
          }
764
765
        } else {
766
          index += 1;
```

```
767
       }
768
      }
769 }
770
771 void print_to_xme(string src_fname) {
772
      string ofxme_name = src_fname.substr(0, src_fname.find_last_of('.')) + "
          .xme"; // xme file name
773
      of_xme.open(ofxme_name);
774
      // Write the SO record
      SRec srec0 = {};
                                      // create s0 rec
775
776
      populateSO(src_fname, srec0); // populate byte count,addr, and data
                                     // calculate checksum based on count, addr
777
      populateChecksum(srec0);
           and data
      of_xme << "S0" << srec0._count << srec0._addr << srec0._data << srec0.
778
          _checksum << endl;
779
      // process s1str to create s1 srec(s)
780
      // of_xme << "S1" << s1str << endl;
781
      vector<string> s1recs;
782
      generateS1Recs(s1recs);
783
784
      for (unsigned short int i = 0; i < s1recs.size(); ++i)</pre>
785
        of_xme << s1recs[i] << endl;
786
      // generate S9 srecand print
787
      SRec srec9 = {}; // create an s9 rec
788
      srec9._type = S9;
789
      if (s9str.empty()) {
        srec9._addr = "0000";
790
791
      } else {
792
        srec9._addr = s9str;
      }
793
794
      // populate len/count
795
      unsigned short int len = ADDR_BYTES_SREC + CHKSUM_BYTE_SREC; // data
         field is ignored in S9 srec
796
      stringstream ss;
797
      ss << std::uppercase << std::setfill('0') << std::setw(2) << std::hex <<
798
      string t = ss.str();
799
      srec9.\_count = (t.length() > 2) ? t.substr(t.length() - 2, 2) : t;
800
      populateChecksum(srec9);
801
      of_xme << "S9" << srec9._count << srec9._addr << srec9._checksum << endl
802
803
      of_xme.close();
804 }
805
806 /* conducts pass1 */
    bool Pass2(string src_fname) {
807
      s1str = "";
808
      s9str = "";
809
      ofs.close();
810
      string of_name = src_fname.substr(0, src_fname.find_last_of('.')) + ".
811
         lis"; // lis file name
812
      ofs.open(of_name);
813
```

```
814
      // read the src file line by line and process it
815
      ifstream ifs;
      ifs.open(src_fname);
816
817
      string line;
                             // to hold the content of a line
      short int n_line = 0; // corresponding line number in the src\ file
818
819
      if (ifs.is_open()) {
820
        while (getline(ifs, line)) {
821
          n_line++;
822
          if (line.empty()) {
823
            ofs << "\t" << n_line << "\t" << line << endl;
824
            continue;
825
          } else {
826
            // get tokens from the line
827
            vector<string> tokens = {};
828
            get_tokens(line, tokens);
            if (tokens.size() > 0) {
829
830
              proc_tokens(tokens, line, n_line);
831
              ofs << "\t" << n_line << "\t" << line << endl;
832
833
               continue;
834
            }
835
          }
836
        }
837
        ifs.close();
838
839
        ofs << "\nSuccessful Completion of Assembly" << endl;
840
        ofs << "\n **** Symbol Table ***" << std::endl;
841
        ofs << "Name\t\t\tType\tValue\tDecimal" << std::endl;
842
843
        for (auto s : sym_tab) {
844
          stringstream ss;
845
          ss << std::uppercase << std::setfill('0') << std::setw(4) << std::
              hex << s.value;
846
          string t = ss.str();
          string hex_v = (t.length() > 4) ? t.substr(t.length() - 4, 4) : t;
847
848
          ofs.width(20);
849
          ofs << std::left << s.name;
850
          ofs.width(8);
851
          ofs << std::left << s.type;
852
          ofs.width(8);
853
          ofs << std::left << hex_v;
          ofs << s.value << endl;
854
855
856
857
        /* char* cwd = _getcwd(0,0); */
        char *cwd = getcwd(0, 0);
858
859
        string working_directory(cwd);
860
        string fname = working_directory + "\\" + src_fname.substr(0,
            src_fname.find_last_of('.')) + ".xme"; // lis file name
861
        ofs << "\n .XME file: " << fname << endl;
862
863
        ofs.close();
864
        /* print to xme file */
        //open of_xme to write xmmakina executable
865
```

## 2 Test 1

org \$80

32 RO

REG

0000 0

This test file was provide for the people who have not done the first pass. This contains no errors. Below is a copy of the original asm, below that is a copy of the lis and xme that is expected.

## Original ASM

```
2 Label01 word #0
   org $FF00
4 Label02 word #1
5
   org $100
  Label03 MOVLZ Label01,R0
7 MOVLS Label02,R1
   LD RO, RO
8
9
   LD R1,R2
10
  Label04 ADD RO,R2
11
  CMP #16,R2
  BNE Label04
12
13 ST R2,R1
14 Done BRA Done
15 END Label03
   Expected Output
   1 org $80
2 2 0080 0000 Label01 word #0
  3 org $FF00
  4 FF00 0001 Label02 word #1
   5 org $100
   6 0100 6C00 Label03 MOVLZ Label01, RO
7
   7 0102 7001 MOVLS Label02, R1
   8 0104 5000 LD RO,RO
   9 0106 500A LD R1,R2
10
  10 0108 4002 Label04 ADD R0,R2
   11 010A 45AA CMP #16,R2
   12 010C 27FD BNE Label04
   13 010E 5411 ST R2,R1
   14 0110 3FFF Done BRA Done
15
   15 END Label03
16
17
   Successful completion of assembly
18
   ** Symbol table **
19
  Name
                    Value Decimal
           Туре
20 Done
           LBL
                    0110 272
21
  Label04 LBL
                    0108 264
22 Label03 LBL
                    0100 256
23
  Label02 LBL
                    FF00 -256
24 Label01 LBL
                    0080 128
25 R7
                    0007 7
           REG
26 R6
           REG
                    0006 6
27 R5
                    0005 5
           REG
28 R4
           REG
                    0004 4
29
   RЗ
           REG
                    0003 3
30 R2
                    0002 2
           REG
31
   R1
           REG
                    0001 1
```

### **Expected XME**

- 1 S00D0000A2ex01.txtB3
- 2 S105008000007A
- 3 S105FF000100FA
- 4 S1150100006C017000500A500240AA45FD271154FF3F6A
- 5 S9030100FB

### 2.1 Results

After passing the assembly file through my assembler, these were the results:  ${f LIS}$ 

```
org $80
   2 0080 0000 Label01 word #0
         org $FF00
4 4 FF00 0001
                 Label02 word #1
5
  5
         org $100
  6 0100 6C00
                 Label03 MOVLZ Label01,R0
7
  7 0102 7001 MOVLS Label02,R1
  8 0104
          5000 LD RO, RO
9
   9 0106
          500A LD R1,R2
10
  10
      0108 4002 Label04 ADD RO,R2
11
  11
       010A
            45AA CMP #16,R2
             27FD BNE Label04
12 12
       010C
13 13
       010E 5411 ST R2,R1
14 14
       0110 3FFF Done BRA Done
15 15
           END Label03
16
17 Successful Completion of Assembly
18
19
   ****
          Symbol Table ***
20 Name
             Type Value Decimal
                                0110
21 Done
                        LBL
                                        272
22 Label04
                        LBL
                                0108
                                        264
23 Label03
                        LBL
                                0100
                                        256
24 Label02
                        LBL
                                FF00
                                        -256
25 Label01
                                        128
                        LBL
                                0800
26 R7
                        REG
                                0007
                                        7
27 R6
                        REG
                                0006
                                        6
28 R5
                        REG
                                0005
                                        5
29 R4
                        REG
                                0004
                                        4
30 R3
                        REG
                                0003
                                        3
31 R2
                        REG
                                0002
                                        2
32 R1
                        R.E.G
                                0001
                                        1
33 RO
                        REG
                                0000
34
35
    .XME file: /home/z/Documents/AaDS/bin/bin\a3.xme
```

#### $\mathbf{XME}$

- 1 S0090000a3.asmF3
- 2 S105008000007A
- 3 S105FF000100FA
- 4 S1150100006C017000500A500240AA45FD271154FF3F6A
- 5 S9030100FB

The results match.

## 3 Test 2

4 S9030000FC

```
A simple test I have written to quickly test my progress.
```

```
Original ASM
   SIZE equ $26
   CAP_A equ 'A'
   org #80
4
5\, BASE bss SIZE
6
   org $1000
  Start movlz CAP_A,RO
         Results
   3.1
   LIS
          SIZE equ $26
1
   1
          CAP_A equ 'A'
3
          org #80
4
   4
   5 0050 0000
5
                   BASE bss SIZE
6
          org $1000
   6
7
8
   8 1000 6A08 Start movlz CAP_A,RO
9
     9
10
   Successful Completion of Assembly
11
12
           Symbol Table ***
13
    ****
14 Name
              Type Value Decimal
15 Start
                          LBL
                                   1000
                                            4096
16 BASE
                          LBL
                                   0050
                                            80
17 CAP_A
                          LBL
                                   0041
                                            65
                                            38
18 SIZE
                          LBL
                                   0026
19 R7
                          REG
                                   0007
                                            7
20 R6
                          REG
                                   0006
                                            6
21 R5
                          REG
                                   0005
                                            5
22 R4
                          REG
                                   0004
                                            4
23 R3
                          REG
                                   0003
                                            3
24\quad {\tt R2}
                                            2
                          REG
                                   0002
25 R1
                          REG
                                   0001
                                            1
26
  RO
                          REG
                                   0000
27
28
    .XME file:
                 /home/z/Documents/AaDS/bin/bin\example1.xme
   \mathbf{XME}
1 S00F0000example1.asm64
2 S10500500000AA
3 S1051000086A78
```

We can assume this executable is correct as Test 1 was successful and the results matched.