


# ON-PAPER DESIGN

Group-7


Batch Weighing Machine

MuP - 2020-21


- In some places, Vcc and GND are not available on the chip. They have been shown separately near the chip
- All the Vcc's mentioned in the on paper design are 5V unless labelled explicitly giving a different voltage



## 8284 - Clock Generator




# 8086





# 74LS373


## Latch



Data  
Bus  
Buffers



# Control Signals



## Logic for the formation of control signals

$M/IO'$	$RD'$	$WR'$	Bus cycle
1	0	1	$MEMR'$
1	1	0	$MEMW'$
0	0	1	$IOR'$
0	1	0	$IOW'$



# Chip Select for even, odd banks

RAM\_FROM  
MEMORY DECODER




ROM\_1\_FROM  
MEMORY DECODER



ROM\_2\_FROM  
MEMORY DECODER




# 74LS138 - Memory Decoder




# 6116- 2K RAM



## EVEN BANK





## ODD BANK




**2716-  
2K ROM1**




2716-  
2K ROM2




74LS138 -  
IO  
Decoder



# Programmable Interval Timer



8255 -  
Programmable  
Peripheral  
Interface





# Relay for Alarm

## Darlington Pair

$$V_{ce} = 3V$$

$$V_{be} = 2.5V$$

$$PC7 \text{ output} = 2.4V$$


Rated current of Relay is 66.67mA

Current gain = 1000


$$\text{Hence, } I_B = 66.67 \mu A$$

$$R = V/I = 2.5 - 2.4 / 66.67 \mu A$$

$$R = 1.5 \text{ k}\Omega$$



# 74LS47N & 7-segment displays (common anode)



# ADC 0808 - Analog-Digital Convertor


Vout (given in Problem Statement)  
for Load Cell =  $0.025 \times \text{weight(kg)}$

Therefore resolution is 0.025V  
(25mV)


Now,  
 $X / 256 = 0.025$   
 $X = 6.4 \text{ V}$

Where X is Vref+ to be found out

Since we are using 8-bit ADC,  $2^8(256)$   
mappings are possible



# 8259 - Interrupt Controller



END OF FILE