


setup time is the largest
hold time smallest



$$t_{prop} = t_{data-to-Q} \quad (\text{close to setup time})$$

clock skew: the same clock edge may not arrive at both x and y at the same time

$$t_{cycle} > L_f \quad (\text{Latency through } f)$$

But now we say

$$t_{cycle} > t_{prop} + L_f + t_{setup} + t_{skew}$$

↓
propagation delay

L_f is the max delay in f to give output (f may have many routes for example full adder has two paths sum/carry)

Explanation: t_{prop} was added because this is the propagation error through x . t_{setup} came because y wants f 's output to be ready t_{setup} time before the clock edge

- We are assuming that t_{setup} , t_{prop} and t_{hold} is same for every flip flop because we can control that by design
- t_{skew} is tricky because f may be at diff distances so we take $\max\{t_{skew}\}$

Case: Clock edge at x arrives t_{skew} after clock edge at y .

The input arrives late by t_{skew} thus for the computation to get done we should add t_{skew} because we decreased the clock time by t_{skew} .

Case: clock edge at x arrives t_{skew} time before clock at y :


Input comes early. f computes and by the time clock reaches y , new output is stored & previous value is lost

$$\rightarrow t_{skew} \geq t_{prop} + t_{min} + t_{setup} \quad (\text{This is when real problem starts})$$

or rising


To wire this we have to give a delay at x to end this gap.

It has to be done along with lengthening the cycle time. And where ever the delay problem arises you have to add delay at those particular places explicitly



- Latch - level-sensitive. changing input when clock is high affects the output

- Trick to design. Why??




Problem occurs when f computes in less than half cycle and g takes full cycle.



Also f and g take different times depending on whether x is 0 or 1

- In such case, it would not be possible to even infer what is left

• Use of Two phase clock :



Earlier



Time taken to compute is same except that some prop. error is added


Also flip flop take 2x latches

• This design also take 2x latches design thus size is same

We'll not use latches

- If we use blocking assignment in always block for sequential logic, it creates a latch. Avoid using that.


REGISTER: an array of flip flops (each storing a bit)





4-bit register

Reading on register doesn't require an clock but writing does

Register File : ~~1 bit~~ Write Enable (we) signal interpreted as a clock signal



You need multiple ports for speeding computing.
Ex. Suppose you want to add data of two registers



Actual implementation

We use m 1 bit multiplexers where first choose from first bits of all registers and choose from second bits of all registers


Also note that this is not a very nice way of reading

This is super bulky and the combinational formula will be huge & deep

- Reading from a register file is combinational
- Writing is sequential

22/01/2019


Writing Mechanism:



You need a decoder for every write code. If there is another write address then you should have another decoder.

Better Reading Mechanism:

We will use decodes instead of multiplexer.




Tristate switches (normally open, but when a high voltage is applied it closes and output of Q is passed onto output)

Why is this faster? Decoder has 2^n lines which work in parallel and thus it is fast.


But multiplexer first decodes the select lines and work in sequential manner. Thus it is slow, logic takes more time to be computed. Adding new ports to read increase the area in quadratic fashion in second model. Also more wire mean more R and G and thus RC delay will be very high. Thus you cannot increase the ports indefinitely because that will slow down.

Thus there must be an optimum no. of ports you can use

Asynchronous Input : input are not supp. to change with clock.
Input might change during the hold time




→ if and only if the asyn. input does not change in the setup time + hold time.



• You use the output after some time ~~of~~ the end of hold time

• If a metastable state does not resolve in one cycle, then add more flip flops



23/01/2020

2^n rows each m bits

You send address that you want to read/write


WE high when you write

CS must be high while both write/read


OE is high while reading

Structure is similar to the register file


Output of decoder



what we can do is




CS is used w/ mainly when there are multiple chips SRAM



• Primary assumption is that at most one OE is high. Whichever is high its output will be displayed in output bus


Registers file had separate address bus for reading & writing. Here you have common address bus. Thus you can ~~only~~ read/write at a time. If you want to do both add one more address line

- Each bit is stored as 2 NOT gates



Problem here is that switches are not ideal. When they're open they are not ideally open, sneak path are there through which charge can flow to bitline slowly. It will discharge slowly. ~~slowly~~
 \therefore To prevent this we add additional logic. Although the inverters will try to maintain the charge but still it can decay
 LOSS OF MEMORY

BUILDING AN SRAM




One address for same row. All the CS will be high. Originally you got 22 bits and you give 8 bits


Environment does not have to know what we have done. We read/write in this model as per our convenience

which 12 bits should be selected for row address & which 10 bit " " " " " column "

(Any 12) But thing to note (Any 10) is that you do the same bits while reading & writing.



In this case words will be ~~row~~ column wise




In this case words will be stored row wise

24/10/2020

DRAM - a bit stored a capacitor

- must be "refreshed"
- "refresh" is rank by rank
- You cannot access a rank while it's being refreshed
- Each address refers a DRAM byte.




DRAM Channel (Address bus, Command bus, Data bus) (w/r)

↓ sometime ppl only refer to this as the DRAM Channel

- DRAM does consumes a lot more power than SRAM

ORGANIZAT^N OF DRAM CHIPS



This intersection is a bunch of bits, width of the output

X4 - gives 4 bits

X8 - 8 bits

X16 - 16 bits

- Example: 512 Mbit 4 banks, 16k rows, 1k columns

2^{29} bits each bank $\approx 2^{27}$ bits


$\&$ $16k \times 1k \approx 2^{21}$ bits thus, each intersection $\approx \frac{2^{27}}{2^{21}} \approx 8$ bits

Thus X8.

width of each column

Output width \approx Bank Capacity
Rows \times Columns

- Every bank will have a decoder.
- switch is bidirectional (Both reading & writing) through a single bitline.




we don't have to worry about the read/write. charge

will flow in app. direction

- Reading from DRAM:

- Sense amp does not change the charge on bitline.



The whole row will be activated.

(of size 16k as in previous example)

we charge the bit lines to the mid-voltage pre-handledly.
So when 0 - 0V
1 - 2V bitlines are charged to 1V

and when capacitor is uncharged charge moves ~~to~~ from battery to capacitor

Since at stable condition, bitline won't have 0 or 2V but some middle, if we have an amplifier which senses the direction of flow of charge and accordingly make the bitline 0 or 2V.

- Charge flow takes ~~to~~ some time. Precharging takes time, after that you activate

Row's content is destroyed but sense amplifiers store the data of that row. Subsequent reads will be done from the sense amplifiers.

Subsequent reads will be done from the sense amp and not the bitline.
We can read a bunch of

• We can read a bunch of consecutive ~~single~~ column. N - burst length fixed, not arbitrary. We can read these no. of columns with ~~an~~ only one column address

BC = 1 BN = 2, 4, 8

Perchance Activate CAS (Take equal times)

- We can avoid precharge, deactivate again and again if we read from the same row because its contents are stored in row buffer.

Therefore go row by row, b/w we will have to change the rows to their original values after every single step.

- Reads from the same row should be clustered together. To be done by DRAM controller

DRAM Access Scheduling:

