


You need a decoder for every write code. If there is a another write address then you a should have another decoder-




It closes and output of Q is passed onto output

Why is this faster? Decoder has 2' lines which work in parallel Bout mutth last it is just.


But multiplexed first decode the select lined and work in represtive manney. Thus it is slow, logic takes more time to be computed adding new ports to read increase the area in quadratic fashion in second model. Also more wire mean more R and G and thus KG delay will be now high. Thus you cannot increase the ports indefinitely because that will slow down.

Thus there must be an optimen no. of posts you can use




Register file had geparate address bu for reading & writing. Here you to ham, common address bus. Thus you can select in read/write at a time. I lov want to do both add one more address line

## · Each bit is stored as 2 NOT gates




froblem have is that dwitches are not ideal. When they are open they are not ideally open, sneak both are there through which charge can flow to bittim slowly. To prevent this we add additional lagic.

Atthough the inverters will MEMORY but thill it can decay



## BUILDING AN SRAM




one address
for forme
get bits
end you give

Environment doe not have to know out are have done. We read Norite in this model as per our convenionce


which 12 bits should be selected for sow address of which 10 bit 11 11 11 11 ochumn or

(Any 12) But thin, to note
(Amy 10) is that gou do
the same both while
reading 4 writing.



m this case will be some column wise

In this case word will be stored row wife



Increasin rank also comes at the 8 out of area.

· When we'll operate we'll do it only on one

· Probably we haven't naved much in arce. But we have faced a let in time we have brought a lot of parellelism in our circuit: These & chips nun trackhez. But can you keep on diving into more thips? No, because for every column you add a MUX as well so this, will restrict the speed. Therefore after a point of time, both more area 4 more time will be consumed.

How many chir, to use? You will get a formula.

when you are using subset of chip, like on top the page, we are using some time and area but power consumption is half.

Therefore we have to optimize: performance & area & power combination.

If we sall offer H gold and

ciones bond , they begin

colors of I want on a said

Dynamic Random Access Memory (DRAM)


G = 1 million with all & = 1.

which where there is not a major of many a major better

Anulas 1723 17 Maine


DRAM. - a bit stored a capacitor -mut be "refronked" - "refroh" is vank by rank - You cannot access a rank while Abe's being refreshed

- Each add-on reles a DRAM byte.



· DRAM does consume a lot more power than SRAM

ORGANIZAT" OF DRAM CHIPS:



This interrection is a brinch of bits, width of the onthis

X4 - gives 4 5is

Progress Paralon Mas Kidor of 1, Son And

· Example, 512 Mbit 4 bounks, 16 knows, 1 kcolumn erch bank 2 22 bit

B

16 k x L k = 22 bit thus each intercetion = 327 28 bits

(width of each column)

Thus ×8.


Output width , Bank Capacity Rows X Colving

· Every bank will have a decoder.

- Switch is bidirection Rooth seeding 4 wifigh through a ringhe bitline.

plitter we donot have to warry about the 3W

change will flow in approximation



and when capacitor is uncharged charge moves to from bithin to capacitor in the capacitor of the at stable condition, bithin wont have of any but some middle of according make the bithin of or av.

· Charge flow takes to some time. Precharging takes time, after that you activate

eow's content is destroyed but sense amplifier story the data of that row. Subsequent read will be done from the sense amp are not the bittine

arbitrary. We can read these no. of columns with one only one whom address BC=1 BN=2,4,8

brechage Activate CAS (Take qual time)

· We can avoid prechange factorate again and again if we read from the same you because it contents are stored in you buffer.

Therefore go row by row, o/w we will have to charge the nows to their original values after every style step.

· Reads from the same now should be clustered together. In b done by ORAM controller

DRAM Access Scheduling:

First ready Frost come prost conve.

low buffer is ready.