

# ARM Exceptions & ARM Interrupt Controller

# Exception Handling

A Software routine that executes when an exception occurs  
The handler first determines the cause of the exception and  
then service the exception

Servicing takes place by branching to specific service routine  
Or branching within the handler

# ARM PROCESSOR EXCEPTIONS AND MODES

**When an exception causes a mode change, the core automatically**

- 1. Saves the CPSR to SPSR of the exception mode**
- 2. Saves the PC to the lr of the exception mode**
- 3. Sets the cpsr to the exception mode**
- 4. Sets pc to the address of the exception handler**

# Exception Handling

**Exception handling is a condition that needs to halt the normal sequential execution of instructions**

**Examples:-**


1. When an undefined instruction is encountered
2. When a software interrupt instruction is executed
3. When an external interrupt has been raised

**Exception handling is the method of processing these exceptions**

# Exception

Condition that needs to halt the normal sequential execution of instructions

## Mapping exceptions to modes



Exception	Mode	Main purpose
Fast Interrupt Request	FIQ	fast interrupt request handling
Interrupt Request	IRQ	interrupt request handling

## Exception Priority:

Exceptions	Priority	I bit	F bit
Reset	1	1	1
Data Abort	2	1	—
Fast Interrupt Request	3	1	1
Interrupt Request	4	1	—
Prefetch Abort	5	1	—
Software Interrupt	6	1	—
Undefined Instruction	6	1	—

Figure: ARM Vector table

Exception/interrupt	Shorthand	Address	High address
Reset	RESET	0x00000000	0xffffffff0000
Undefined instruction	UNDEF	0x00000004	0xffffffff0004
Software interrupt	SWI	0x00000008	0xffffffff0008
Prefetch abort	PABT	0x0000000c	0xffffffff000c
Data abort	DABT	0x00000010	0xffffffff0010
Data access		0xffffffff0014	0xffffffff0014

## Vector Table

The vector table is a table of addresses that the ARM core branches to when an exception is raised.

Exception	Mode	Vector table offset
Reset	SVC	+0x00
Undefined Instruction	UND	+0x04
Software Interrupt (SWI)	SVC	+0x08
Prefetch Abort	ABT	+0x0c
Data Abort	ABT	+0x10
Not assigned	—	+0x14
IRQ	IRQ	+0x18
FIQ	FIQ	+0x1c

- B<address> provides a branch relative from the pc.

- LDR pc, [pc, #offset]—This load register instruction loads the handler address from memory to the pc.

- LDR pc, [pc, #-0x00000010]—This load register instruction loads a specific interrupt service routine address from address 0xffffffff030 to the pc.

- MOV pc, #immediate—This move instruction copies

0x00000000: 0xe59ffa38	RESET: > ldr pc, [pc, #reset]
0x00000004: 0xea000502	UNDEF: b undInstr
0x00000008: 0xe59ffa38	SWI : ldr pc, [pc, #swi]
0x0000000c: 0xe59ffa38	PABT : ldr pc, [pc, #prefetch]
0x00000010: 0xe59ffa38	DABT : ldr pc, [pc, #data]
0x00000014: 0xe59ffa38	- : ldr pc, [pc, #notassigned]
0x00000018: 0xe59ffa38	IRQ : ldr pc, [pc, #irq]
0x0000001c: 0xe59ffa38	FIQ : ldr pc, [pc, #fiq]

MOV pc, #immediate

### **RESET:**

- ✓ Happens when the processor powers up.
- ✓ Initializes the system, sets up stacks for different processor modes.
- ✓ Highest priority exception
- ✓ Upon entry into the reset handler the CPSR is in SVC mode and both IRQ and FIQ bits are set to 1, masking any interrupts

### **DATA ABORT:**

- ✓ 2<sup>nd</sup> highest priority.
- ✓ Happens when we try to read/write into an invalid address or access with the wrong access permission.
- ✓ Upon entry into the Data Abort Handler, IRQ's will be disabled (I-bit set 1), and FIQ will be enabled (F-bit set 0).
- FIQ:**
  - ✓ Highest priority interrupt

Exceptions	Priority	Ibit	Fbit
Reset	1	1	1
Data Abort	2	1	-
Fast Interrupt Request	3	1	1
Interrupt Request	4	1	-
Prefetch Abort	5	1	-
Software Interrupt	6	1	-
Undefined Instruction	6	1	-

**IRQ:**

- ✓ 2<sup>nd</sup> Highest priority interrupt
- ✓ IRQ handler is entered only if there is no FIQ & Data Abort on-going.

**Pre-Fetch Abort:**

- ✓ Similar to data abort, but happens on address fetch failure.

✓ On entry to the handler, IRQs are disabled, but FIQs remain enabled and can happen during a Pre-Fetch abort.

**Undefined Instruction:**

- ✓ Undefined Instruction exception occurs when an instruction not in the ARM or Thumb instruction set reaches the execute stage of the

pipeline and none of the other exceptions have been flagged

✓ Same priority as SWI as one can happen at a time. Meaning as the instruction being

**SWI:**

- ✓ A Software Interrupt (SWI) exception occurs when the SWI instruction is executed and none of the other higher-

## EXCEPTION PRIORITIES

### Reset Exception

The Reset Exception is the highest priority exception  
The reset handler initializes the system  
Including setting up the memory and caches

### Data Abort exceptions

Data Abort exceptions occur when the memory controller or  
MMU indicates that an invalid memory address has been  
accessed

### FIQ interrupt-

A Fast Interrupt Request (FIQ) exception occurs when an  
external peripheral sets the FIQ pin to nFIQ.

An FIQ exception is the highest priority interrupt.

## **IRQ Exception**

The IRQ Exception is the second highest priority exception  
The IRQ handler will be entered if neither an FIQ exception  
nor Data Abort exception occurs.

## **Prefetch Abort exceptions**

Prefetch Abort exception occurs when an attempt to fetch an instruction results in a memory fault.

## **Software(SWI) interrupt-**


exception occurs when the SWI instruction is executed and none of the other higher-priority exceptions have been flagged.

## **Undefined Instruction exception**

Occurs when an instruction not in the ARM or Thumb instruction set reaches the execute stage of the pipeline and none of the other exceptions have been flagged.

## ARM Exception handling

- saves the cpsr to the spsr of the exception mode
- saves the pc to the lr of the exception mode
- sets the cpsr to the exception mode
- sets pc to the address of the exception handler



**Return from Exception:**

Event	Offset	Return from Handler
Reset	n/a	n/a
Data Abort	-8	SUBS pc, lr, #0
FIQ	-4	SUBS pc, lr, #4
IRQ	-4	SUBS pc, lr, #4
Pre-fetch Abort	-4	SUBS pc, lr, #4
SWI	0	MOVIS pc, lr
Total number of instructions	n	MOVIS pc, lr

## Locating the offending instruction:

Exception	Address	Use
Reset	—	<i>lr</i> is not defined on a Reset
Data Abort	<i>lr</i> - 8	points to the instruction that caused the Data Abort exception
FIQ	<i>lr</i> - 4	return address from the FIQ handler
IRQ	<i>lr</i> - 4	return address from the IRQ handler
Prefetch Abort	<i>lr</i> - 4	points to the instruction that caused the Prefetch Abort exception
SWI	<i>lr</i>	points to the next instruction after the SWI instruction
Undefined Instruction	<i>lr</i>	points to the next instruction after the undefined instruction

This example shows that a typical method of returning from an IRQ and FIQ handler is to use a SUBS instruction:

```
handler
<handler code>
...
<handler code>
...
SUBS pc, r14, #4 ; pc=r14-4
...
MOVW pc, r14 ; return
```

Because there is an S at the end of the SUBS instruction and the pc is the destination register, the cpsr is automatically restored from the spsr register.

This example shows another method that subtracts the offset from the link register r14 at the beginning of the handler.

handler

```
SUB r14, r14, #4 ; r14-=4
```

...

<handler code>

...

After servicing is complete, return to normal execution occurs by moving the link register r14 into the pc and restoring cpsr from the spsr.

The final example uses the interrupt stack to store the link register. This method first subtracts an offset from the link register and then stores it onto the interrupt stack.

handler

```
SUB r14, r14, #4 ; r14-=4  
STMFD r13!, {r0-r3, r14} ; store context
```

...

<handler code>

```
LDMFD r13!, {r0-r3, pc} ; return
```

To return to normal execution, the LDM instruction is used to load the pc. The ` symbol in the instruction forces the cpsr to be restored from the spsr.

## ARM Interrupt handling



- Software Interrupts are normally reserved to call privileged operating system routines.  
Eg: Change a program running in user mode to a privileged mode.
- Interrupt Requests are normally assigned for general-purpose interrupts.  
IRQ exception has a lower priority and higher interrupt latency
- Fast Interrupt Requests are normally reserved for a single interrupt source that requires a fast response time

# Interrupt latency

The interval of time from an external interrupt request signal being raised to the first fetch of an instruction of a specific interrupt service routine (ISR).



Two main methods to minimize interrupt latency

- **use a nested interrupt handler** -  
achieved by re-enabling the interrupts as soon as the interrupt source has been serviced but before the interrupt handling is complete.
- **Prioritization** - ignore interrupts of the same or lower priority than the interrupt you are handling so only a higher priority




# Interrupt request IRQ

- When an IRQ occurs, the processor moves into state 2.
- Sets the IRQ = 1, disabling any further IRQ exceptions.
- FIQ has a higher priority and therefore doesn't get disabled when a low-priority IRQ exception is raised.
- The cpsr processor mode changes to IRQ mode.
- $\text{spsr\_irq} = \text{cpsr}$ .
- $\text{PC} = \text{r14\_irq}$ .
- $\text{pc} = \text{IRQ entry } + 0x18$  in the vector table.
- In state 3 the software handler takes over
- Upon completion, the processor mode reverts back to the original user mode code in state 1.



# Interrupt request FIQ

- When an FIQ occurs, the processor moves into state 2.
- Sets the IRQ =1 and FIQ =1, disabling any further IRQ and FIQ exceptions.
- The cpsr processor mode changes to FIQ mode.
- No need to save registers r8 to r12
- spsr\_fiq = cpsr.
- r14\_fiq = pc.
- pc = FIQ entry +0x1C in the vector table.
- In state 3 the software handler takes over
- Upon completion, the processor mode reverts back to the original user mode code in state 1.
- FIQ is ideal for servicing a single-source, high-priority, low-latency interrupt.



Enabling an interrupt.

	cpsr value	IRQ	FIQ
Pre		<i>nzcvqjIfI_SVC</i>	<i>nzcvqjIfI_SVC</i>
Code	<i>enable_irq</i>	<i>MRS r1, cpsr</i> <i>BIC r1, r1, #0x80</i> <i>MSR cpsr_c, r1</i>	<i>MRS r1, cpsr</i> <i>BIC r1, r1, #0x40</i> <i>MSR cpsr_c, r1</i>
Post		<i>nzcvqjIfI_SVC</i>	<i>nzcvqjIfI_SVC</i>

Disabling an interrupt.

	cpsr	IRQ	FIQ
Pre		<i>nzcvqjIfI_SVC</i>	<i>nzcvqjIfI_SVC</i>
Code	<i>disable_irq</i>	<i>MRS r1, cpsr</i> <i>ORR r1, r1, #0x80</i> <i>MSR cpsr_c, r1</i>	<i>MRS r1, cpsr</i> <i>ORR r1, r1, #0x40</i> <i>MSR cpsr_c, r1</i>
Post		<i>nzcvqjIfI_SVC</i>	<i>nzcvqjIfI_SVC</i>

The immediate value on the data processing BIC or ORR instruction has to be changed to 0xc0 to enable or disable both interrupts.

1. The first instruction MRS copies the content of the cpsr into register r1


2. The Second Instruction Clears the IRQ or FIQ mask bit
3. The third instruction copies the updated contents in r1 back into the cpsr, enabling the interrupt request
4. The Postfix\_C identifies that the bit field being updated is the control field bit[7:0] of the cpsr

The interrupt request is either enabled or disabled only once the MSR instruction has completed the execution stage of the pipeline.

### To enable or disable the interrupt

The immediate value on the data processing BIC or ORR instruction has to be changed to 0xc0 to enable or disable both the interrupts

## Stack memory layout



The main advantage of layout B over A is that B does not corrupt the vector table when a stack overflow occurs, and so the system has a chance to correct itself when an overflow has been identified.

NoInt EQU 0xc0 ; Disable interrupt

Supervisor mode stack

0x20000

LDR r13, SVC\_NewStack ; r13\_svc

...

SVC\_NewStack

0x10000

DCD SVC\_Stack

0x8000 + code size

IRQ mode stack

0x8000

MOV r2, #NoInt||IRQ32md

...

MSR cpsr\_c, r2

0x8000 - 128

LDR r13, IRQ\_NewStack ; r13\_irq

...

IRQ\_NewStack

0x8000 - 640

DCD IRQ\_Svc

0x20

User mode stack

MOV r2, #Sys32md

MSR cpsr\_c, r2

LDR r13, USR\_NewStack ; r13\_usr

...

USR\_NewStack

DCD USR\_Stack

Unused

Static data

Code


IRQ stack

SVC stack

Free space

## Non-nested Interrupt Handler

- The interrupts are disabled until control is returned back to the interrupted task or process.
- Can service only a single interrupt at a time.



which restores the context

### What happens when an exception happens?

1. Store the CPSR to the SPSR of the exception mode.
2. PC is stored in the LR of the exception mode.
3. Link register is set to a specific address based on the current instruction..  
*For e.g. for ISR, LR = last executed instruction + 8*
4. Update the CPSR about the exception
5. Set the PC to the address of the exception handler.