
ARM Instruction Set

Computer Organization and Assembly Languages Yung-Yu Chuang


with slides by Peng-Sheng Chen



Introduction

- The ARM processor is easy to program at the assembly level. (It is a RISC)
- We will learn ARM assembly programming at the user level and run it on a GBA emulator.

ARM programmer model



- The state of an ARM system is determined by the content of visible registers and memory.
- A user-mode program can see 15 32-bit generalpurpose registers (R0-R14), program counter (PC) and CPSR.
- Instruction set defines the operations that can change the state.





 Memory is a linear array of 	bytes addressed from 0 to	2 ³² -1

Word, half-word, byteLittle-endian

						_	//				_
00	10	20	30	FF	FF	FF		00	00	00	
0×0000000×0	0x00000001	0x00000000	0x0000003	0x0000004		connonnan	onnonnon		UXFFFFFF	OXFFFFFFE OXFFFFFFE	0xFFFFFFF
Ŧ											



Byte ordering

Big Endian

- Least significant byte has highest address

Value: 00102030

Word address 0x00000000

- Least significant byte has lowest address Little Endian

Word address 0x00000000

Value: 30201000

OXFFFFFF

00	10	20	30	44	44	44		00	00	00
0×0000000×0	0x0000001	0x00000002	0×00000003	0x0000004		COOOOOOOO	OXOOOOOOO			OXFFFFFF

ARM programmer model



00

0x0000000x0

10

20

0x0000000x0	PC	R14	R13	R12
0×00000004	R11	R10	R9	R8
0x0000000x0	R7	R6	R5	8 8
0x00000000	2	7	2	2
	B3	B2	P.4	08

				\				
30	FF	ЬF	FF	•		00	00)
0x00000003	0×00000004		0×00000005	90000000X0	11	0XFFFFFFD	OXFFFFFFE	
R7	R11	-	PC			5 4 3 2 1 0 M M M M	T 4 3 2 1 0	
							b 1	


0xfffffff

ц

 ∞

NZCVQ

Instruction set



		31 30 29 28	27 26 25	24 23 22 21	20 19 18 17 16	6 15 14 13 12 11 1	111098	7 6	5 4	m	2 1	0
ARM instructions	Data processing immediate shift	cond [1]	0 0 0	epoodo	S	Rd	shift amount	int shift	iii 0		Rm	
	Miscellaneous instructions: See Figure 3-3	cond [1]	0 0 0	1 0 x x	× × ×	× × ×	× × ×	×	o ×	×	× ×	×
are all 32-bit long	On Spata processing register shift [2]	cond [1]	0 0 0	opcode	S	Rd	Rs	o sh	shift 1		Rm	
(Ovcopt for	Miscellaneous instructions: See Figure 3-3	[1] cond	0 0 0	1 0 x x	× × × 0	× × ×	× × ×	× 0	×	×	×	×
(בצרבאר ומו	Multiplies, extra load/stores: See Figure 3-2	cond [1]	0 0 0	× × ×	× × × ×	× × ×	× × ×	+ ×	×	×	×	×
Thumb mode)	Data processing immediate [2]	cond [1]	0 0 1	opcode	S Rn	Rd	rotate		imme	immediate		
	Undefined instruction [3]	cond [1]	0 0 1	1 0 × 0	× × × 0	× × ×	× × ×	×	× ×	×	×	×
There are 2^{52}	Move immediate to status register	cond [1]	0 0 1	1 0 R 1	0 Mask	SBO	rotate		imme	immediate		
	Load/store immediate offset	[1] puoo	0 1 0	P U B W	L Rn	Rd		immediate	diate			
possible maciline	Load/store register offset	cond [1]	0 1 1	P U B W	L Rn	Rd	shift amount	nt shift	iff 0		Rm	
instructions	Undefined instruction	cond [1]	0 1 1	× × ×	× × ×	× × ×	× × ×	×	×	×	×	×
	Undefined instruction [4,7]	1111	× ×	× × ×	× × ×	× × × ×	× × ×	×	×	×	×	×
Fortunately, they	Load/store multiple	cond [1]	1 0 0	P U S W	L Rn		regis	register list				
,	Undefined instruction [4]	1111	1 0 0	× × ×	× × ×	× × ×	× × ×	×	×	×	×	×
ale su actulea.	Branch and branch with link	[1] puoo	1 0 1			24-bit	24-bit offset					
	Branch and branch with link and change to Thumb [4]	1111	1 0 1	I	9 <u>.</u>	24-bit	24-bit offset					
Ö	Coprocessor load/store and double register transfers [6]	[5] puoo	1 1 0	N W	L Rn	CRd	cp_num	,	8-bit	8-bit offset	-13	
	Coprocessor data processing	[9] puoo	-	0 opcode1	CRn	CRd	mnu_do	opcode2	e2 0	90	CRm	7

CRm

opcode2

mnu_do

Rd

CRn


cond[5] 1 1 1 0 opcode1 L

Coprocessor register transfers

Software interrupt

swi number

Features of ARM instruction set




- Load-store architecture
- 3-address instructions
- Conditional execution of every instruction
- Possible to load/store multiple registers at once
- Possible to combine shift and ALU operations in a single instruction




Instruction set


- Data processing
- Data movement
- Flow control





- They are move, arithmetic, logical, comparison and multiply instructions.
- one of their operands using the barrel shifter. Most data processing instructions can process
- General rules:
- All operands are 32-bit, coming from registers or literals.
- The result, if any, is 32-bit and placed in a register (with the exception for long multiply which produces a 64-bit result)
- 3-address format





Instruction set

MOV<cc><S> Rd, <operands>


MOVCS R0, R1 @ if carry is set

@ then R0:=R1

MOVS R0, #0 @ R0:=0

@ Z=1, N=0

@ C, V unaffected




Conditional execution

 Almost all ARM instructions have a condition field which allows it to be executed conditionally.

movcs R0, R1

Mnemonic	Condition	Mnemonic Condition	Condition
CS	Carry Set	CC	Carry Clear
ЕQ	Equal (Zero Set)	NE	Not Equal (Zero Clear)
ΛS	Overflow Set	VC	Overflow Clear
GT	Greater T han	LT	Less Than
ЭĐ	Greater Than or E qual	ΓE	Less Than or E qual
PL	Plus (Positive)	MI	Minus (Negative)
HI	Higher Than	T0	Lo wer Than (aka CC)
HS	Higher or Same (aka CS)	LS	Lower or Same

Register movement



Syntax: <instruction>{<cond>}{S} Rd, N

immediate, register, shift

MOV	Move a 32-bit value into a register	Rd = N
MVN	move the NOT of the 32-bit value into a register	$Rd = \sim N$

$$\theta$$
 R0 = R2

$$ext{l} = -R2$$

$$r5 = 5$$

$$r7 = 8$$

let r7 = r5

$$r5 = 5$$

 $r7 = 5$

P₀ST

$$r7 = 5$$

S S

Addressing modes

Register operands
 ADD R0, R1, R2


Immediate operands

```
a literal; most can be represented
                                                                                                                                                  This is assembler dependent syntax.
                    by (0..255)x2<sup>2n</sup> 0<n<12
                                                                           R7, #0xff @ R8=R7[7:0]
                                                  @ R3:=R3+1
                                                                                                                             a hexadecimal literal
                                                  #1
                                                  R3, R3,
                                                                            R8,
                                                   ADD
                                                                              AND
```






displacement addressing • Some instructions (e.g. shifter. Thus, the operand with lists, table and other can be modified before it routed through the Barrel multipliation and dealing complex data structure. is used. Useful for fast One operand to ALU is mode in CISC.) (similar to the



MUL, CLZ, QADD) do not read barrel shifter.



Mnemonic	Description	Shift	Result
TST	logical shift left	xLSL y	$x \ll y$
LSR	logical shift right	xLSR y	$(unsigned)x \gg y$
ASR	arithmetic right shift	xASR y	$(signed)x \gg y$
ROR	rotate right	xROR y	$((unsigned)x \gg y) \mid (x \ll (32 - y))$
RRX	rotate right extended	xRRX	(c flag $\ll 31$) ((unsigned) $x \gg 1$)

Logical shift left





RO, R2, LSL #2 @ RO:=R2<<2

MOV

@ R2 unchanged


Example: 0...0 0011 0000

Before R2=0x00000030

After R0=0x00000000

R2=0x00000030

Logical shift right





RO, R2, LSR #2 @ RO:=R2>>2

MOV

@ R2 unchanged


Example: 0...0 0011 0000

Before R2=0x00000030

R0=0x00000000C R2=0x000000030

After

Arithmetic shift right





Example: 1010 0...0 0011 0000

R2 unchanged

യ

Before R2=0xA0000030

After R0=0xE800000C

R2=0xA0000030

Rotate right





RO, R2, ROR #2 @ RO:=R2 rotate

MOV

@ R2 unchanged


Example: 0...0 0011 0001

Before R2=0x00000031

After

R0=0x40000000C R2=0x000000031

Rotate right extended





MOV RO, R2, RRX

@ RO:=R2 rotate


@ R2 unchanged


Example: 0...0 0011 0001


Before R2=0x00000031, C=1


After R0=0x80000018, C=1

R2=0x00000031











RRX



- number of bits to be shifted; only the bottom 8 It is possible to use a register to specify the bits of the register are significant.
 - @ array index calculation
- @ R0:=R1+R2*2^{R3} ADD R0, R1, R2, LSL R3

 $\theta R2 = 7xR0'$ @ RO'=5xRO @ fast multiply R2=35xR0 RO, RO, RO, LSL #2 R2, R0, R0, LSL #3 ADD RSB




Multiplication

#32 MOV R1,


R1 RO, MUL R2,

@ RO'=5xRO #2 LSL RO, RO, RO, R2, RO, RO, ADD


=7xR0'**R**2 യ #3 LSL RSB




N shift operations	Syntax
Immediate	#immediate Dm
Logical shift left by immediate	Rm, LSL #shift_imm
Logical shift right by immediate Logical shift right with register	Rm, LSR #shift_imm Rm, LSR Rs
Arithmetic shift right by immediate Arithmetic shift right by register	
Rotate right by immediate	
Rotate right by register Rotate right with extend	Km, KOK Ks Rm, RRX



Encoding data processing instructions






Add and subtraction

Syntax: <instruction>{<cond>}{S} Rd, Rn, N

JUV	add two 32 hit values and carry	Pd - Pu + N + csrv
אחר	and two 32-bit values allu cally	M = M + M + Cally
ADD	add two 32-bit values	Rd = Rn + N
RSB	reverse subtract of two 32-bit values	Rd = N - Rn
RSC	reverse subtract with carry of two 32-bit values $Rd = N - Rn - 1$ (carry flag)	Rd = N - Rn - !(carry flag)
SBC	subtract with carry of two 32-bit values	Rd = Rn - N - ! (carry flag)
SUB	subtract two 32-bit values	Rd = Rn - N



ADC

R1+R2+C

II

RO

R1+R2

11

R1-R2

11

RO

യ

SUB

• RSC

$$ext{0} = R1 - R2 - C$$

$$0 R0 = R2 - R1$$


 $0 R0 = R2 - R1 - 1$

$$3-5=3+(-5) \rightarrow \text{sum} <= 255 \rightarrow \text{C} = 0 \rightarrow \text{borrow}$$

255

$$5-3=5+(-3) \rightarrow \text{sum} > 255 \rightarrow \text{C=1} \rightarrow \text{no borrow}$$





PRE r0 = 0x00000000

$$r1 = 0x000000002$$

$$r2 = 0x00000001$$

POST
$$r0 = 0x00000001$$


$$r0 = 0x000000000$$

PRE

$$r1 = 0x00000077$$

RSB
$$r0$$
, $r1$, $#0$; $Rd = 0x0 - r1$

POST
$$r0 = -r1 = 0xffffff89$$



PRE cpsr = nzcvqiFt_USER

r1 = 0x00000001

SUBS r1, r1, #1

POST cpsr = nZCvqiFt_USER

r1 = 0x000000000

 $r0 = 0 \times 0000000000$


r1 = 0x000000005

ADD r0, r1, r1, LSL #1

r0 = 0x0000000f

POST

r1 = 0x000000005



Setting the condition codes

condition codes if the programmers wish it to Any data processing instruction can set the

64-bit addition

ADDS R2, R2, R0 ADC R3, R3, R1

R1 R0 R2 R2 R2


Logical



Syntax: <instruction>{<cond>}{S} Rd, Rn, N

AND	logical bitwise AND of two 32-bit values	$Rd = Rn \otimes N$
ORR	logical bitwise OR of two 32-bit values	$Rd = Rn \mid N$
EOR	logical exclusive OR of two 32-bit values	$Rd = Rn^{\wedge} N$
BIC	logical bit clear (AND NOT)	$Rd = Rn \otimes \sim N$

Logical



$$0 R0 = R1 \text{ and } R2$$

$$\theta$$
 R0 = R1 or

R2

$$0 R0 = R1 xor$$

R2

• BIC

$$0 R0 = R1 \text{ and } (\sim R2)$$

bits of R1 will be cleared to zero bit clear: R2 is a mask identifying which

BIC R0, R1, R2

PRE r0

 $r0 = 0 \times 0000000000$

r1 = 0x02040608

r2 = 0x10305070

ORR r0, r1, r2

POST r0 = 0x12345678

r1 = 0b1111


PRE

r2 = 0b0101

BIC r0, r1, r2

POST r0 = 0b1010






Often, a branch operation follows to change the These instructions do not generate a result, but set condition code bits (N, Z, C, V) in CPSR. program flow.

Syntax: <instruction>{<cond>} Rn, N

CMN	compare negated	flags set as a result of $Rn + N$
СМР	compare	flags set as a result of $Rn - N$
TEQ	test for equality of two 32-bit values	flags set as a result of $\ Rn\ ^\wedge N$
TST	test bits of a 32-bit value	flags set as a result of $Rn \otimes N$



Comparison

compare

. CMP R1, R2

compare negated

• CMN R1, R2

bit test

TST R1, R2

test equal

R2

TEQ R1,

@ set cc on R1 xor R2

@ set cc on R1-R2
@ set cc on R1+R2

set cc on R1 and R2

യ


Comparison



$$r0 = 4$$

$$r0 = 4$$

$$r9 = 4$$




Syntax: MLA{<cond>}{S} Rd, Rm, Rs, Rn

MUL{<cond>}{S} Rd, Rm, Rs

npiy and accumulate
oly

Syntax: <instruction>{<cond>}{S} RdLo, RdHi, Rm, Rs


SMLAL	signed multiply accumulate long	accumulate long $[RdHi, RdLo] = [RdHi, RdLo] + (Rm *Rs)$
SMULL	signed multiply long	$[RdHi, RdLo] = Rm^*Rs$
UMLAL	unsigned multiply accumulate long	[RdHi, RdLo] = [RdHi, RdLo] + (Rm*Rs)
NMNLL	unsigned multiply long	$[RdHi, RdLo] = Rm^*Rs$



 $@ R0 = (R1xR2)_{[31:0]}$ • MUL RO, R1, R2

Features:

- Second operand can't be immediate
- The result register must be different from the first operand
- Cycles depends on core type
- If S bit is set, C flag is meaningless
- See the reference manual (4.1.33)




- MLA R4, R3, R2, R1 @ R4 = R3xR2+R1 Multiply-accumulate (2D array indexing)
- efficiently implemented using shifted register Multiply with a constant can often be more operand

MOV R1, #35

MI R2, R0, R1

0

R2 = 7xR0'@ RO'=5xRO #3 **LSL** #2 LSL RO, RO, RO, R0, RO, R2, ADD RSB



PRE r0

r0 = 0x000000000

r1 = 0x000000002

r2 = 0x000000002

MUL r0, r1, r2

r0 = r1*r2


POST r0 = 0

r0 = 0x00000004

 $2 = 0 \times 000000002$

0x00000002

۲1 =



RE r0 = 0x000000000

r1 = 0x000000000

r2 = 0xf0000002

r3 = 0x000000002


UMULL r0, r1, r2, r3

[r1,r0] = r2*r3

r0 = **0xe0000004**; = RdLo r1 = **0x00000001**; = RdHi

POST

Flow control instructions



Determine the instruction to be executed next


Syntax: B{<cond>} label

BL{<cond>} label

BX{<cond>} Rm

BLX{<cond>} label | Rm

В	branch	pc = label pc-relative offset within 32MB
BL	branch with link	pc = label $lr = address$ of the next instruction after the BL
ВХ	branch exchange	pc = Rm & 0xffffffe, T = Rm & 1
ВГХ	BLX branch exchange with link	link $pc = label$, $T = 1$ $pc = Rm$ & 0 xffffffe, $T = Rm$ & 1 $lr = address$ of the next instruction after the BLX



Flow control instructions

Branch instruction

B label

:

label:

Conditional branches

MOV R0, #0


loop:

:

ADD R0, R0, #1


CMP R0, #10

BNE loop




Branch conditions

Mnemonic	Name	Condition flags
EQ	equal	Z
NE	not equal	Z
	carry set/unsigned higher or same	C
0T 00	carry clear/unsigned lower	\mathcal{C}
MI	minus/negative	N
PL	plus/positive or zero	n
VS	overflow	Λ
۸C	no overflow	4
士	unsigned higher	zC
LS	unsigned lower or same	Z or c
GE GE	signed greater than or equal	NV or nv
П	signed less than	Nv or nV
GT T	signed greater than	NzV or nzv
빌	signed less than or equal	Z or Nv or nV
AL	always (unconditional)	ignored



Branches

Branch	Interpretation	Normal uses
B BAL	Unconditional	Always take this branch
	Always	Always take this branch
BEQ	Equal	Comparison equal or zero result
BNE	Not equal	Comparison not equal or non-zero result
BPL	Plus	Result positive or zero
BMI	Minus	Result minus or negative
BCC	Carry clear	Arithmetic operation did not give carry-out
000	Court cot Higher	A without to constitute our same and
BHS	or same	Unsigned comparison gave higher or same
BVC	Overflow clear	Signed integer operation; no overflow occurred
BVS	Overflow set	Signed integer operation; overflow occurred
BGT	Greater than	Signed integer comparison gave greater than
BGE	Greater or equal	Signed integer comparison gave greater or equal
BLT	Less than	Signed integer comparison gave less than
BLE	Less or equal	Signed integer comparison gave less than or equal
BHI	Higher	Unsigned comparison gave higher
BLS	Lower or same	Unsigned comparison gave lower or same



Branch and link

• BL instruction save the return address to R14

BL sub

@ call sub

#5 @ return to here

R1,

CMP

MOVEQ R1, #0

:

@ sub entry point

enp:

MOV PC, LR @ return



Branch and link

BL sub1

@ call sub1

use stack to save/restore the return address and registers

STMFD R13!, {R0-R2,R14}

sub1:

BL sub2

:


LDMFD R13!, {R0-R2, PC}

sub2: ...

:

MOV PC, LR

Conditional execution



CMP R0, #5

@ if (R0!=5) { bypass BEQ

R1=R1+R0-R2 യ RO R1, R1, ADD

SUB R1, R1, R2 @ }

bypass:

#5 smaller and faster


ADDNE R1, R1, R0

RO,

SUBNE R1, R1, R2

Rule of thumb: if the conditional sequence is three instructions or less, it is better to use conditional execution than a branch.

Conditional execution



CMP RO, R1

BNE skip

CMP R2, R3

BNE skip

ADD R4, R4,


skip:

------CMP R0, CMPEQ R2, R3

R1

ADDEQ R4, R4, #1

Data transfer instructions




- Move data between registers and memory
- Three basic forms
- Single register load/store
- Multiple register load/store
- Single register swap: SWP(B), atomic instruction for semaphore

Single register load/store



Syntax: <LDR|STR>{<cond>}{B} Rd,addressing¹ LDR{<cond>}SB|H|SH Rd, addressing² STR{<cond>}H Rd, addressing²

LDR	load word into a register	Rd < -mem32[address]
STR	save byte or word from a register	Rd -> mem32[address]
LDRB	load byte into a register	Rd <- mem8[address]
STRB	save byte from a register	Rd -> mem8[address]



Single register load/store

LDRH	load halfword into a register	Rd <- mem16[address]
STRH	save halfword into a register	$Rd \rightarrow mem16[address]$
LDRSB	load signed byte into a register	Rd <- SignExtend (mem8[address])
LDRSH	load signed halfword into a register	Rd <- SignExtend (mem16[address])

No STRSB/STRSH since STRB/STRH stores both signed/unsigned ones

Single register load/store




 The data items can be a 8-bit byte, 16-bit halfword or 32-bit word. Addresses must be boundary aligned. (e.g. 4's multiple for LDR/STR)

R0 $0 R0 := mem_{32}[R1]$ $mem_{32}[R1] :=$ യ [R1] RO, [R1] RO, LDR STR

LDR, LDRH, LDRB for 32, 16, 8 bits **STRB** for 32, 16, 8 bits STRH, STR,

Addressing modes



Memory is addressed by a register and an offset.

LDR R0, [R1] @ mem[R1]

- Three ways to specify offsets:
- Immediate

@ mem[R1+4] LDR RO, [R1, #4]


Register

@ mem[R1+R2] LDR R0, [R1, R2]

mem[R1+4*R2] Scaled register

LDR RO, [R1, R2, LSL #2]

Addressing modes



- Pre-index addressing (LDR R0, [R1, #4]) without a writeback
- Auto-indexing addressing (LDR RO, [R1, #4]!) Pre-index with writeback
- calculation before accessing with a writeback Post-index addressing (LDR RO, [R1], #4)

calculation after accessing with a writeback

		Base address	
Index method	Data	register	Example
Preindex with writeback Preindex Postindex	mem[base + offset] mem[base + offset] mem[base]	base + offset not updated base + offset	LDR r0, [r1,#4]! LDR r0, [r1,#4] LDR r0, [r1],#4





Pre-index addressing

LDR R0, [R1, #4]

@ R0=mem[R1+4]

@ R1 unchanged






Auto-indexing addressing


LDR RO, [R1, #4]! @ RO=n

@ R0=mem[R1+4]

@ R1=R1+4

No extra time; Fast;







Post-index addressing

LDR RO, R1, #4

@ R0=mem[R1]

@ R1=R1+4





Comparisons

Pre-indexed addressing

LDR R0, [R1, R2] @ R0=mem[R1+R2]

@ R1 unchanged

e KI unchan

LDR R0, [R1, R2]! @ R0=mem[R1+R2] Auto-indexing addressing

@ R1=R1+R2

Post-indexed addressing

LDR R0, [R1], R2 @ R0=mem[R1]

@ R1=R1+R2



Example

PRE r0 =

r0 = 0x000000000

r1 = 0x00090000

mem32[0x00009000] = 0x01010101

mem32[0x00009004] = 0x02020202


LDR

r0, [r1, #4]!

Preindexing with writeback:

POST(1) r0 = 0x02020202

r1 = 0x00009004



Example

PRE r0 = 0

r0 = 0x000000000


r1 = 0x00090000mem32[0x00009000] = 0x01010101 mem32[0x00009004] = 0x02020202

LDR r0, [r1, #4]

Preindexing:

POST(2) r0 = 0x02020202

r1 = 0x00009000



Example

PRE r0

r0 = 0x000000000

r1 = 0x000900000

mem32[0x00009000] = 0x01010101

mem32[0x00009004] = 0x02020202

LDR r0, [r1], #4

Postindexing:


POST(3) r0 = 0x01010101

r1 = 0x00009004




Syntax: <LDR|STR>{<cond>}{B} Rd,addressing¹ LDR{<cond>}SB|H|SH Rd, addressing² STR{<cond>}H Rd, addressing²

Addressing ¹ mode and index method	Addressing ¹ syntax
Preindex with immediate offset Preindex with register offset	[Rn, #+/-offset_12] [Rn, +/-Rm]
Preindex with scaled register offset Preindex writeback with immediate offset	[Rn, +/-Rm, shift #shift_imm] [Rn, #+/-offset 12]!
Preindex writeback with register offset	[Rn, +/-Rm]!
Preindex writeback with scaled register offset	[Rn, +/-Rm, shift #shift_imm]!
Immediate postindexed	[Rn], #+/-offset_12
Register postindex	[Rn], +/-Rm
Scaled register postindex	[Rn], +/-Rm, shift #shift_imm




	Instruction	$r\theta =$	rl + =
Preindex with	LDR rO,[r1,#0x4]!	mem32[r1+0x4]	0×4
	LDR rO,[r1,r2]! LDR rO,[r1,r2,LSR#0x4]!	mem32[r1+r2] mem32[r1+(r2 LSR 0x4)]	r2 (r2 LSR 0x4)
Preindex	LDR ro,[r1,#0x4] LDR ro,[r1,r2]	mem32[r1+0x4] mem32[r1+r2]	not updated not updated
Postindex	LDR rO,[r1,-r2,LSR #0x4] LDR rO,[r1],#0x4 IDR rO,[r1].r2	mem32[r1-(r2 LSK 0x4)] mem32[r1] mem32[r1]	not updated 0x4 r?
	LDR r0, [r1], r2, LSR #0x4	mem32[r1]	(r2 LSR 0x4)



Syntax: <LDR|STR>{<cond>}{B} Rd,addressing¹ LDR{<cond>}SB|H|SH Rd, addressing² STR{<cond>}H Rd, addressing²

Addressing ² mode and index method	Addressing ² syntax
Preindex immediate offset	[Rn, #+/-offset 8]
Preindex register offset	[Rn, +/-Rm]
Preindex writeback immediate offset	[Rn, #+/-offset 8]!
Preindex writeback register offset	[Rn, +/-Rm]!
Immediate postindexed	[Rn], #+/-offset 8
Register postindexed	[Rn], +/-Rm



	Instruction	Result	rl + =
Preindex with writeback	STRH r0,[r1,#0x4]!	mem16[r1+0x4]=r0	0×4
Preindex	STRH r0, [r1, r2]!	mem16 $[r1+r2]=r0$	r2
	STRH r0, [r1, #0x4]	mem16 $[r1+0x4]=r0$	not updated
Postindex	STRH r0,[r1,r2]	mem16[r1+r2]=r0	nor upaarea
	STRH r0,[r1],#0x4	mem16[r1]=r0	0x4
	STRH r0,[r1],r2	mem16[r1]=r0	r2

Load an address into a register




pseudo instruction ADR loads a register with an offseted. Can we issue LDR R0, Table? The Note that all addressing modes are registeraddress

10 .word table:

RO, table ADR

 Assembler transfer pseudo instruction into a sequence of appropriate instructions ans

r0, pc, #12



Application

ADR R1, table

LDR R0, [R1]

loop:

table -

R1

R0@ operations on ADD R1, R1, #4

:

ADR R1, table


LDR RO, [R1], #4

loop:

RO on @ operations

:

Multiple register load/store




- Transfer a block of data more efficiently.
- Used for procedure entry and exit for saving and restoring workspace registers and the return address
- word for sequential access). Increase interrupt For ARM7, 2+Nt cycles (N:#words, t:time for a latency since it can't be interrupted.

registers are arranged an in increasing order; see manual LDMIA R1, {R0, R2, R5} @ R0 = mem[R1]

$$0 R2 = mem[r1+4]$$

$$0 R5 = mem[r1+8]$$



Multiple load/store register

load multiple registers LDM

store multiple registers STM


suffix meaning

IA increase after

increase before decrease after

IB


DA decrease after
DB decrease before



Addressing modes

Syntax: <LDM|STM>{<cond>}<addressing mode> Rn{!},<registers>{^}

Addressing				
mode	Description	Start address	End address	Rn!
IA	increment after	Rn	$Rn + 4^*N - 4$	Rn + 4*N
IB	increment before	Rn + 4	$Rn + 4^*N$	Rn + 4*N
DA	decrement after	$Rn - 4^*N + 4$	Rn	$Rn - 4^*N$
DB	decrement before	$Rn - 4^*N$	Rn-4	$Rn - 4^*N$



```
LDM<mode> Rn, {<registers>}
```

A: addr:=Rn

:B: addr:=Rn+4

DA: addr:=Rn-#<registers>*4+4

B: addr:=Rn-#<registers>*4

For each Ri in <registers>


IB: addr:=addr+4


DB: addr:=addr-4

Ri:=M[addr]

IA: addr:=addr+4

DA: addr:=addr-4





```
LDM<mode> Rn, {<registers>}
```

A: addr:=Rn

[B: addr:=Rn+4

addr:=Rn-#<registers>*4+4

B: addr:=Rn-#<registers>*4

For each Ri in <registers>


IB: addr:=addr+4


DB: addr:=addr-4

Ri:=M[addr]

IA: addr:=addr+4

DA: addr:=addr-4





LDM<mode> Rn, {<registers>}

[A: addr:=Rn

IB: addr:=Rn+4

addr:=Rn-#<registers>*4+4

B: addr:=Rn-#<registers>*4


For each Ri in <registers>


IB: addr:=addr+4

DB: addr:=addr-4

Ri:=M[addr]

IA: addr:=addr+4 DA: addr:=addr-4





```
LDM<mode> Rn, {<registers>}
```

[A: addr:=Rn

IB: addr:=Rn+4

DA: addr:=Rn-#<registers>*4+4

B: addr:=Rn-#<registers>*4

For each Ri in <registers>


IB: addr:=addr+4


DB: addr:=addr-4

Ri:=M[addr]

IA: addr:=addr+4

DA: addr:=addr-4





LDMIA RO, {R1, R2, R3}

or

LDMIA R0, {R1-R3}


addr	data
0x010	10
0x014	20
0x018	30
0x01C	40
0 x 020	50
0×024	09

R1: 10

R0

R2: 20 R3: 30 RO: 0x10





LDMIA RO!, {R1, R2, R3}

data	10	20	30	40	20	09
addr	0x010	0x014	0x018	0x01C	$0 \times 0 \times 0$	0×024

R1: 10

R0

R2: 20

R3: 30

RO: 0x01C



LDMIB RO!, {R1, R2, R3}

data	10	20	30	40	20	09
addr	0x010	0x014	0x018	0x01C	0×020	0x024
		_				

R1: 20

R0

R2: 30

R3: 40

RO: 0x01C





LDMDA RO!, {R1,R2,R3}

data	10	20	30	40	20	09
addr	0x010	0x014	0x018	0x01C	0x020	0x024
						1
						RO

R1: 40

R2: 50

R3: 60

RO: 0x018





LDMDB R0!, {R1,R2,R3}

data	10	20	30	40	20	09
addr	0x010	0×014	0x018	0x01C	0×020	0x024
						RO
					_	

RO: 0x018

R3: 50

R1: 30

R2:




PRE

mem32[0x80018] = 0x03

mem32[0x80014] = 0x02 mem32[0x80010] = 0x01 r0 = 0x00080010 r1 = 0x00000000 r2 = 0x000000000

r3 = 0x00000000

r0!, {r1-r3} LDMIA



Memory

Data Address pointer address

r2 =	0x00000002	0x80014
r3 =	0×0000000×0	0x80018
	0x00000004	0x8001c
	0×0000000×0	0x80020

0x0000000x0

rI = 0x000000000 0x000000x0 0x0000000x0 0x80010 0x00000001

0x8000c


r0 = 0x80010 →

r0!, {r1-r3} LDMIA

Memory

Address pointer address

	0x80020	0x80020 0x00000005	
$r\theta = 0x8001c$ \rightarrow 0x8001c 0x00000004	0x8001c	0x00000004	
	0x80018	£00000000×0	0×80018 0×000000003 $r\beta = 0 \times 000000003$
	0x80014	0×0000000×0	0×80014 0×000000002 $r2 = 0 \times 000000002$
	0x80010	0×00000001	0×80010 0×000000001 $rI = 0 \times 00000001$
	0008×0	0x8000c 0x00000000	



Memory

Data address Address pointer

0x80020 0x00000005

r3 = 0x000000000 $r2 = 0 \times 0000000000$ 0x80018 0x00000003 0x8001c 0x00000004

rI = 0x000000000 0x80014 0x000000002 0x80010 0x00000001 0x0000000x0 0x8000c

 $r0 = 0x80010 \rightarrow$

r0!, {r1-r3} LDMIB

Memory

Data address Address pointer


 $r3 = 0 \times 0000000004$ $r2 = 0 \times 000000003$ $rI = 0 \times 0000000002$ 0x0000000x0 0x00000004 0x00000003 0x00000002 0x0000000x0 0x00000001 0x80020 0x80014 0x80010 0x8001c 0x80018 0x8000c $r0 = 0x8001c \rightarrow$



Application


- Copy a block of memory
- R9: address of the source
- R10: address of the destination
- R11: end address of the source

High memory



Destination

Low memory




Application

• Stack (full: pointing to the last used; ascending: grow towards increasing memory addresses)

epom	AOA	=LDM	HSNA	=STM
Full ascending (FA)	LDMFA	LDMDA	STMFA	STMIB
Full descending (FD)	СЗМСТ	LDMIA	STMFD	STMDB
Empty ascending (EA)	LDMEA	LDMDB	STMEA	STMIA
Empty descending (ED)	СЭМСТ	LDMIB	STMED	STMDA

LDMFD R13!, {R2-R9} @ used for ATPCS ... @ modify R2-R9

STMFD R13!, {R2-R9}



Data	
Address	
PRE	

r.	0x80018	0×0000000×0
A	0x80014	0x00000000
	0x80010	Empty
	0x8000c	Empty

STMFD sp!, {r1,r4}
POST Address Data

	0x80018	0x80018 0x00000001
	0x80014	0x0000000x
	0x80010	0x0000000x0
sp →	0x8000c	0x00000000


Swap instruction



operation preventing any other instruction from Swap between memory and register. Atomic reading/writing to that location until it completes

Syntax: SWP{B}{<cond>} Rd, Rm, [Rn]

SWP	swap a word between memory and a register	tmp = mem32[Rn] mem32[Rn] = Rm Rd = tmp
SWPB	swap a byte between memory and a register	tmp = mem8[Rn] mem8[Rn] = Rm Rd = tmp



mem32[0x9000] = 0x12345678PRE

r0 = 0x000000000

r1 = 0x11112222

r2 = 0x00009000

SWP r0, r1, [r2]

mem32[0x9000] = 0x11112222POST

r0 = 0x12345678

r1 = 0x11112222


 $r2 = 0 \times 000099000$



Application

spin

r1, =semaphore r2, #1 r3, r2, [r1] ; hold the bus until complete r3, #1 **Process B** OS **Process A** spin MOV SWP CMP BEQ




Software interrupt



software interrupt exception, which provides a mechanism for applications to call 05 routines. A software interrupt instruction causes a

Syntax: SWI{<cond>} SWI_number

IMS	software interrupt	lr_svc = address of instruction following the SWI
		$spsr_svc = cpsr$
		pc = vectors + 0x8
		cpsr mode = SVC
		cpsr I = 1 (mask IRQ interrupts)



cpsr = nzcVqift USER PRE

pc = 0x00008000

1r = 0x003fffff; 1r = r14

r0 = 0x12

SWI 0x00008000

0x123456

cpsr = nzcVqIft SVC **POST**

spsr = nzcVqift USER

pc = 0x00000008

1r = 0x00008004

0×12







 No ARM instruction loads a 32-bit constant into a register because ARM instructions are 32-bit long. There is a pseudo code for this.


Syntax: LDR Rd, =constant ADR Rd, label

LDR	load constant pseudoinstruction	Rd = 32-bit constant
ADR	load address pseudoinstruction	Rd = 32-bit relative address



Immediate numbers





Load constants


options depending on the number you try to Assemblers implement this usually with two

Jad.	Pseu	ıdoin	JdU. Pseudoinstruction	Actu	al in	Actual instruction
	LDR	r0,	=0xff	MOV ro,	r0,	#0xff
	LDR	r0,	=0x5555555	LDR	ro,	[pc, #offset_12]

Loading the constant 0xff00ffff

```
LDR r0, [pc, #constant number-8-{PC}]
                                                                                  0xff00ffff
                                                                                                r0, #0x00ff0000
                                            constant number
```

Load constants



- Assume that you want to load 511 into R0
- Construct in multiple instructions

```
mov r0, #256
add r0, #255
```

- Load from memory; declare L511 .word 511


```
ldr r0, L511 — ldr r0, [pc, #0]
```


- Guideline: if you can construct it in two instructions, do it; otherwise, load it.
- The assembler decides for you

```
— 1dr r0, [pc, #4]
ldr r0, =255 → mov r0, 255
                            ldr r0, =511
```



PC-relative modes





PC-relative addressing

```
main:
```

```
rl, pc,
        @ add
                [R1]
MOV R0, #0
        R1,
                RO,
                        SWI #11
        ADR
                STR
```

100

.word

..


end.

#4

fetch | decode | exec

fetch | decode | exec

fetch | decode | exec



Instruction set

Operation		Operation	
Mnemonic	Meaning	Mnemonic	Meaning
ADC	Add with Carry	MVN	Logical NOT
ADD	Add	ORR	Logical OR
AND	Logical AND	RSB	Reverse Subtract
BAL	Unconditional Branch	RSC	Reverse Subtract with Carry
${\tt B}\langle cc \rangle$	Branch on Condition	SBC	Subtract with Carry
BIC	Bit Clear	SMLAL	Mult Accum Signed Long
BLAL	Unconditional Branch and Link	SMULL	Multiply Signed Long
$\mathtt{BL}\langle \mathit{cc} \rangle$	Conditional Branch and Link	SIM	Store Multiple
CMP	Compare	STR	Store Register (Word)
EOR	Exclusive OR	STRB	Store Register (Byte)
LDM	Load Multiple	SUB	Subtract
LDR	Load Register (Word)	SWI	Software Interrupt
LDRB	Load Register (Byte)	SWP	Swap Word Value
MLA	Multiply Accumulate	SWPB	Swap Byte Value
MOV	Move	TEQ	Test Equivalence
MRS	Load SPSR or CPSR	TST	Test
MSR	Store to SPSR or CPSR	UMLAL	Mult Accum Unsigned Long
MUL	Multiply	UMULL	Multiply Unsigned Long