

CSE112 COMPUTER ORGANIZATION AND ARCHITECTURE SOPHOMORE CESS SPRING 2023

MAJOR TASK

Team members	ID
Mohamed Salah Fathy	21P0117
Seif Yasser Ahmed	21P0102
Youssef Tamer Hossam	21P0138
Gaser Zaghlol Hassan	21P0052
Ali Tarek Abdelmonim	21P0123

Table of Contents

Phase 1	3
Introduction:	5
Phase 1 requirements:	5
Modules' Codes:	6
ALU module:	6
Multiplexer (MUX) module:	7
Decoder module:	8
Flop Register module:	9
Register File module:	10
Register file RTL schematic:	10
R Format Module:	11
Code Description:	12
PHASE 2	16
Phase 2 Requirements:	16
Steps:	16
Modules' Codes:	18
Data path:	18
ALU decoder:	19
Main decoder:	21
Controller unit:	22
MIPS:	23
Main module:	24
Main module_tb(test bench):	25
Main module test bench results:	26
Adder:	28
Shifter:	29
Sign extend:	30
MUX 5 bits:	31
Instruction memory:	32
Data memory:	33
Code description:	34
Acknowledgement	35

List of Figures:

Figure 1: ALU VHDL code	6
Figure 2: ALU RTL	6
Figure 3: ALU RTL	6
Figure 4: MUX VHDL code	7
Figure 5 : MUX VHDL code	7
Figure 6 : MUX RTL	7
Figure 7 : Decoder VHDL Code	8
Figure 8 : Decoder VHDL Code	8
Figure 9 : Decoder RTL	8
Figure 10 : Decoder RTL	8
Figure 11 : Flop Register VHDL Code	9
Figure 12 : Flop Register RTL	9
Figure 13:reg file code2	10
Figure 14:reg file code1	10
Figure 15: Register File RTL	10
Figure 16 : Register File RTL	
Figure 17 : R-Format VHDL Code	11
Figure 18 : R-Format RTL	
Figure 19 : R-Format RTL	11
Figure 20: Main Module Pack (mainmodulepack)	12
Figure 21	
Figure 22	
Figure 23	
Figure 24	
Figure 25	
Figure 26:cpu design	
Figure 27:test case	
Figure 28:data path code1	
Figure 29:data path code2	
Figure 30:data path RTL schematic	
Figure 31:ALU decoder code	
Figure 32:ALU decoder RTL schematic	
Figure 33:main decoder code	
Figure 34:main decoder RTL schematic	
Figure 35:controller unit code	
Figure 36:controller unit RTL schematic	
Figure 37:mips code	
Figure 38:mips RTL schematic	
Figure 39:main module code	
Figure 40:main module RTL schematic	
Figure 41:main module test bench code1	
Figure 42:main module test bench code?	25

Figure 43:main module test bench simulation	26
Figure 44: INSTRUCTIONS 6-10: 2 ND 5 CYCLES	26
Figure 45: INSTRUCTIONS 1-5: 1ST 5 CYCLES	26
Figure 46: INSTRUCTIONS 11-15: 3RD 5 CYCLES	27
Figure 47: LAST INSTRUCTION: CYCLE # 16	27
Figure 48:adder code	28
Figure 49:adder RTL schematic	28
Figure 50:shifter code	29
Figure 51:shifter RTL schematic	29
Figure 52:sign extend code	30
Figure 53:sign extend RTL schematic	30
Figure 54:MUX code	31
Figure 55:MUX RTL schematic	31
Figure 56:Imem code	32
Figure 57:Imem RTL schematic	32
Figure 58:dmem code	33
Figure 59:dmem RTL schematic	33
Figure 60:ALU decoder table	34
Figure 61:Main decoder table	34

PHASE 1

Introduction:

This project's requirement is to design a MIPS processor using VHDL that illustrates a basic computer system by simulating the data and control paths, it's done in two phases.

Phase 1 requirements:

- 1- Implement the MIPS register file that reads simultaneously from two registers and write into another. The implementation should follow the internal logic design of the register file:
 - The amin module should be called "RegisterFile".
 - The entity should contain the following:
 - o **read_sel1**: in std_logic_vector(4 downto 0)
 - o read_sel2 : in std_logic_vector(4 downto 0)
 - o write_sel : in std_logic_vector(4 downto 0)
 - o write_ena : in std_logic
 - o clk: in std logic
 - o write_data: in std logic vector(31 downto 0)
 - o data1: out std_logic_vector(31 downto 0)
 - data2: out std logic vector(31 downto 0)
- 2- Modify the 32-bit full ALU:

ALU functional specifications:

ALU Op	Function		
0000	AND		
0001	OR		
0010	ADD		
0110	SUB		
1100	NOR		

- The entity should contain the following:
 - o data1: in std_logic_vector (31 downto 0)
 - o data2: in std_logic_vector (31 downto 0)
 - aluop: in std_logic_vector (3 downto 0)
 - dataout: out std_logic_vector (31 downto 0)
 - o zflag: out std logic
- 3- Connect the already-built modules including register file, ALU, to design a simple MIPS CPU Using VHDL. The proposed CPU should be able to perform certain instructions: R-type (AND, OR, ADD, SUB, SLT and NOR).
 - The datapath entity should contain the following:
 - Clk, reset: in STD LOGIC
 - o Instr: in STD LOGIC VECTOR (31 downto 0)
 - Aluoperation: in STD_LOGIC_VECTOR (3 downto 0)

- o Zero: out STD_LOGIC
- Regwrite: in STD LOGIC
- Aluout: buffer STD_LOGIC_VECTOR (31 downto 0)

Modules' Codes:

ALU module:

```
library IEEE;
use IEEE.STD LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC_STD.ALL;
use IEEE.NUMERIC_STD.ALL;
entity ALU is
Port (datal : in std_logic_vector(31 downto 0);
data2 : in std_logic_vector(3 downto 0);
aluop : in std_logic_vector(3 downto 0);
dataout: out std_logic_vector(3 downto 0);
lo zflag; out std_logic_vector(31 downto 0);
lo architecture Behavioral of ALU is

Signal result : std_logic_vector(31 downto 0);
begin
process(datal , data2,aluop)
begin
le case aluop is
when "0000" => --AND
result <= datal and data2;
when "0000" => --AND
result <= datal or data2;
when "0001" >> --OR
result <= std_logic_vector(unsigned(datal) + unsigned(data2));
when "010" => --SUB
result <= std_logic_vector(unsigned(datal) - unsigned(data2));
when "1100" => --NOR
result <= datal nor data2;
end process;
cend process;
dataout<=result;
dataout<=result;
dataout<=result;
dataout<=result;
dataout<=result;
dataout<=result;
dataout<=result;
end Behavioral;

Figure 1: ALU VHDL code</pre>
```

Figure 1: ALU VHDL code

ALU RTL schematic:




Figure 3: ALU RTL




Figure 2: ALU RTL

Multiplexer (MUX) module:

Figure 4: MUX VHDL code

```
Al6 when S="10000" else
Al7 when S="10000" else
Al8 when S="10010" else
 31
 32
        A19 when S="10011" else
A20 when S="10100" else
 33
 34
 35 A21 when S="10100" else

36 A22 when S="10110" else

37 A23 when S="10111" else

38 A24 when S="101011"
        A24 when S="11000" else
A25 when S="11001" else
 38
 39
        A26 when S="11010" else
A27 when S="11011" else
 40
 41
 42 A28 when S="11100" else
43 A29 when S="11101" else
        A30 when S="11110" else
 44
        A31 when S="11111";
 45
 46
47 end Behavioral;
48
```

MUX RTL schematic:




Figure 6: MUX RTL

Decoder module:

```
1 | Library IEEE;
2 use IEEE.STD LOGIC 1164.ALL;
            use the LSD_LOGIC_Ite.ALD;
entity Decodermodule is
Fort (a:in STD_LOGIC_VECTOR (4 downto 0);
y:out STD_LOGIC_VECTOR (31 downto 0));
            end Decodermodule:
             architecture Behavioral of Decodermodule is
  10 begin
11 process(a)
12 begin
13 if (a="00000") then
   13
14
15
            if (a="00000") then
    y <= x"0000001";
elsif (a="00001") then
    y <= x"00000002";
elsif (a="00010") then
    y <= x"00000004";
elsif (a="00011") then</pre>
    19
  19 elsif (a="00011") then
20 y <= x"00000008";
21 elsif (a="00100") then
22 y <= x"00000010";
23 elsif (a="0011") then
24 y <= x"00000020";
25 elsif (a="00110") then
26 y <= x"00000040";
27 elsif (a="0011") then
28 y <= x"00000080";
29 elsif (a="01000") then
30 y <= x"000000100";
                         y <= x"00000100";
   31 elsif (a="01001") then

32 y <= x"00000200";

33 elsif (a="01010") then
            y <= x"00000400";
elsif (a="01011")then
                         y <= x"00000800";
```

Figure 7: Decoder VHDL Code

Figure 8: Decoder VHDL Code

Decoder RTL schematic:




Figure 9: Decoder RTL




Figure 10: Decoder RTL

Flop Register module:

```
1 library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
     entity FRegister is
         Port ( d : in STD_LOGIC_VECTOR (31 downto 0);
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    load : in std_logic;
    q : out STD_LOGIC_VECTOR (31 downto 0));
   6
  8
 10 end FRegister;
 11
 12 architecture Behavioral of FRegister is
 13
 14 begin
 15 PROCESS(clk,rst,load,d)
 17 IF(rst='1')THEN
 18 q<=(others=>'0');
 19 ELSIF(clk'EVENT AND clk='l' and load='l') THEN
 20 q<=d;
 21 end if;
22 END PROCESS;
 23
 24 end Behavioral;
```

Figure 11: Flop Register VHDL Code

Flop register RTL schematic:




Figure 12 : Flop Register RTL

Register File module:

```
30 ——library UNISIM;
31 ——use UNISIM, VComponents.all;
32
33 entity RegisterFile is
34 port(
35 read sell: in std logic vector(4 downto 0);
36 read sell: in std logic vector(4 downto 0);
37 write sel: in std logic vector(4 downto 0);
38 write ene: in std logic;
41 write data: in std logic;
42 datal: out std logic;
42 datal: out std logic vector(31 downto 0);
43 data2: out std logic vector(31 downto 0);
44 data2: out std logic vector(31 downto 0);
45 end RegisterFile;
46
47 architecture Behavioral of RegisterFile is
48
49 signal out0: std logic vector(31 downto 0);
51 signal out1: std logic vector(31 downto 0);
52 signal out1: std logic vector(31 downto 0);
53 signal out2: std logic vector(31 downto 0);
54 signal out3: std logic vector(31 downto 0);
55 signal out6: std logic vector(31 downto 0);
56 signal out6: std logic vector(31 downto 0);
57 signal out6: std logic vector(31 downto 0);
58 signal out6: std logic vector(31 downto 0);
59 signal out7: std logic vector(31 downto 0);
59 signal out7: std logic vector(31 downto 0);
50 signal out7: std logic vector(31 downto 0);
51 signal out7: std logic vector(31 downto 0);
52 signal out6: std logic vector(31 downto 0);
53 signal out7: std logic vector(31 downto 0);
54 signal out7: std logic vector(31 downto 0);
55 signal out6: std logic vector(31 downto 0);
56 signal out7: std logic vector(31 downto 0);
57 signal out6: std logic vector(31 downto 0);
58 signal out7: std logic vector(31 downto 0);
59 signal out7: std logic vector(31 downto 0);
50 signal out1: std logic vector(31 downto 0);
51 signal out1: std logic vector(31 downto 0);
52 signal out1: std logic vector(31 downto 0);
53 signal out1: std logic vector(31 downto 0);
53 signal out1: std logic vector(31 downto 0);
54 signal out1: std logic vector(31 downto 0);
55 signal out1: std logic vector(31 downto 0);
```

Figure 14:reg file code1

Register file RTL schematic:



Figure 16: Register File RTL



Figure 13:reg file code2




Figure 15: Register File RTL

R Format Module:

```
library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use work.mainmodulepack.all;

entity Phaselmodule is

port(
clk, reset: in STD_LOGIC;
instr: in STD_LOGIC VECTOR(31 downto 0);
aluperation: in STD_LOGIC_VECTOR(3 downto 0);
zero: out STD_LOGIC;
regwrite: in STD_LOGIC;
aluout: buffer STD_LOGIC VECTOR(31 downto 0)

if y;
end Phaselmodule;

architecture Behavioral of Phaselmodule is

signal datalout: STD_LOGIC_VECTOR(31 downto 0);
signal data2out: STD_LOGIC_VECTOR(31 downto 0);

signal data2out: STD_LOGIC_VECTOR(31 downto 0);

architecture Behavioral of Phaselmodule is

seginal data2out: STD_LOGIC_VECTOR(31 downto 0);

seginal data2out: STD_LOGIC_VECTOR(31 downto 0);

Accordance of the provided behavioral of the provided b
```

Figure 17 : R-Format VHDL Code

R Format RTL Schematic:




Figure 19: R-Format RTL




Figure 18: R-Format RTL

Code Description:

- In Phase 1 of MIPS Processor Implementation using VHDL we implemented the R-Format Instructions only.
- We used Decoder, Multiplexers, and Flop Registers to implement the Register File
- We also implemented an ALU that has AND, OR ADD, SUB, and, NOR operations.
- The Register File has two modes which are read and write.
- In the write mode we used 32 Flop Register and a decoder.
- In the read mode we used 32 Flop Registers and 2 Multiplexers.
- We used all of these components by declaring them as a package named as mainmodulepack then, declaring them in other modules using use work.mainmodulepack.all
- The load function were implemented by implementing 32 Signals




Figure 20: Main Module Pack (mainmodulepack)





Figure 21







Figure 24






Figure 25

PHASE 2

Phase 2 Requirements:

To Modify the MIPS CPU as to be able to perform not only R instructions, but also I-type (lw, sw, beq) and J instruction.

Steps:

- 1. Implement the control module, which is responsible for all the control signals.
- 2. Implement the Mips module by connecting the datapath with the control module.
- 3. Connect the Mips module with instruction and data memory module together.
- 4. Then Fill the memory module by a simple program.
- 5. The CPU should be able to execute this program.
- 6. Simulate the results and check the final results.

This diagram shows the abstract CPU design.




Figure 26:cpu design

- 7. The main module entity contains the following:
 - CLK: IN STD LOGIC;
 - RST: IN STD LOGIC;
 - Writedata, dataadr: OUT STD LOGIC VECTOR(31 downto 0);
 - memwrite: OUT STD LOGIC:
- 8. Test Case:

```
main:
        addi $2, $0, 5 # initialize $2 = 5 0 20020005
        addi $3, $0, 12 # initialize $3 = 12 4 2003000c
        addi $7, $3, -9 # initialize $7 = 3 8 2067fff7
        or $4, $7, $2 # $4 = (3 OR 5) = 7 c 00e22025
        and $5, $3, $4 # $5 = (12 \text{ AND } 7) = 4 10 00642824
        add $5, $5, $4 # $5 = 4 + 7 = 11 14 00a42820
        beq $5, $7, end # shouldn't be taken 18 10a7000a
        slt $4, $3, $4 # $4 = 12 < 7 = 0 1c 0064202a
        beq $4, $0, around # should be taken 20 10800001
        addi $5, $0, 0 # shouldn't happen 24 20050000
around: slt $4, $7, $2 # $4 = 3 < 5 = 1 28 00e2202a
        add $7, $4, $5 # $7 = 1 + 11 = 12 2c 00853820
        sub $7, $7, $2 # $7 = 12 - 5 = 7 30 00e23822
        sw $7, 68($3) # [80] = 7 34 ac670044
        1w $2, 80($0) # $2 = [80] = 7 38 8c020050
        j end # should be taken 3c 08000011
        addi $2, $0, 1 # shouldn't happen 40 20020001
       sw $2, 84($0) # write mem[84] = 7 44 ac020054
end:
```

Test the MIPS processor.

add, sub, and, or, slt, addi, lw, sw, beg, j

If successful, it should write the value 7 to address: 84 u

Figure 27:test case

Modules' Codes:

Data path:

```
1 library IEEE;
         2 use IEEE.STD_LOGIC_1164.ALL;
3 use work.mainmodulepack.all;
        femoniary DataPath is
femoniary DataPat
     13
14
15
      16 end DataPath;
      17
18 architecture Behavioral of DataPath is
      20 signal writereg : std_logic_vector(4 downto 0);
     20 signal writereg: std_logic_vector(4 downto 0);
21 signal pojump , ponext , ponextbr , poplus4 , pobranch : std_logic_vector(31 downto 0);
22 signal signimm , signimmsh : std_logic_vector(31 downto 0);
23 signal load : std_logic;
24 signal datalout : STD_LOGIC_VECTOR(31 downto 0);
25 signal datalout : STD_LOGIC_VECTOR(31 downto 0);
26 signal writedatal : std_logic_vector(31 downto 0);
27 signal pol : std_logic_vector(31 downto 0);
28 signal aluout1 : std_logic_vector(31 downto 0);
29 signal writedata2 : std_logic_vector(31 downto 0);
30 begin
              load <= '1' ;
       34 pc <= pcl ;
       36 aluout <= aluoutl ;
 38 writedata <= writedata2 ;
Figure 28:data path code1
       36 aluout <= aluout1 ;
37
                  writedata <= writedata2 ;
       39
       40 pcjump <= pcplus4(31 downto 28) & instr(25 downto 0) & "00";
       42 pcreg : FRegister port map( pcnext , reset , clk , load , pcl );
       44 pcaddl: adder port map( pcl , X"000000004" , pcplus4);
       46 immsh : Shifter port map ( signimm , signimmsh);
       48 pcadd2 : adder port map( pcplus4 , signimmsh , pcbranch );
        50 pcbrmux : MUX2x1 port map(pcplus4 , pcbranch , pcnextbr , pcsrc );
       51
       52 pcmux : MUX2x1 port map(pcnextbr , pcjump , pcnext , jump );
       53
       54 signext : SignedBits port map(instr(15 downto 0) , signimm);
       56 regfilemux : MUX2x15bits port map(instr(20 downto 16) , instr(15 downto 11) , writereg , regdst);
       57 RegFile: RegisterFile port map(instr(25 downto 21),instr(20 downto 16),writereg,regwrite,clk,writedatal,datalout, writedata2);
       59 alumux : MUX2xl port map (writedata2 , signimm , data2out , alusrc );
        60 ALU1 : ALU port map(datalout , data2out , aluoperation , aluoutl ,zero);
        62 memregmux : MUX2x1 port map(aluout1 , readdata , writedatal , memtoreg);
       66 end Behavioral;
```

Figure 29:data path code2

Data path RTL schematic:




Figure 30:data path RTL schematic

ALU decoder:

```
library IEEE;
2 use IEEE.STD LOGIC 1164.ALL;
3
   entity AluDecoder is
4
5
   port(funct : in std_logic_vector(5 downto 0);
        aluop : in std_logic_vector(1 downto 0);
6
7
        alucontrol : out std logic vector(3 downto 0));
8 end AluDecoder;
9
10 architecture Behavioral of AluDecoder is
11
12 begin
13 process(aluop , funct)
14 begin
15 case aluop is
      when "00" => alucontrol <="0010";
16
      when "01" => alucontrol <="0110";
17
      when others =>
18
19
      case funct is
      when "1000000" => alucontrol <= "0010";
20
      when "100010" => alucontrol <= "0110";
21
      when "100100" => alucontrol <= "0000";
22
      when "100101" => alucontrol <= "0001";
23
      when "101010" => alucontrol <= "0111" ;</pre>
24
      when others => alucontrol <= "----";
25
26
      end case ;
27
      end case ;
      end process;
28
29
30 end Behavioral;
31
```

Figure 31:ALU decoder code

ALU decoder RTL schematic:




Figure 32:ALU decoder RTL schematic

Main decoder:

```
library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 entity MainDecoder is
5 port ( op : in std_logic_vector(5 downto 0);
           memtoreg , memwrite , branch , alusrc , regdst , regwrite , jump : out std logic ;
7
           aluop : out std_logic_vector(1 downto 0));
8
   end MainDecoder;
10 architecture Behavioral of MainDecoder is
11 signal controls : std logic vector(8 downto 0);
12 begin
13
14 process(op)
15 begin
16 case op is
      when"000000" => controls <= "110000010";
17
      when"100011" => controls <= "101001000";
18
      when"101011" => controls <= "0010100000";
when"000100" => controls <= "0001000001";</pre>
19
20
      when"001000" => controls <= "101000000";
21
      when"000010" => controls <= "000000100";
when others => controls <= "-----";</pre>
22
23
24 end case ;
25 end process;
26
    (regwrite , regdst , alusrc , branch , memwrite , memtoreg , jump , aluop(1),aluop(0))<= controls;</pre>
27 end Behavioral;
28
29
```

Figure 33:main decoder code

Main decoder RTL schematic:




Figure 34:main decoder RTL schematic

Controller unit:

```
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
    use work.ControllerPackage.all;
 4
 6 entity ControllerUnit is
7 port( op , funct : in std_logic_vector(5 downto 0);
8    zero : in std_logic ;
          memtoreg , memwrite , pcsrc , alusrc , regdst , regwrite , jump : out std_logic;
alucontrol : out std_logic_vector(3 downto 0));
10
11 end ControllerUnit;
12
13 architecture Behavioral of ControllerUnit is
14 signal aluop : std_logic_vector(1 downto 0);
15 signal branch : std_logic;
16 begin
18 maindecl : MainDecoder port map(op , memtoreg , memwrite , branch , alusrc , regdst , regwrite , jump , aluop);
19 Aludecl : AluDecoder port map(funct , aluop , alucontrol);
20 pcsrc <= branch and zero ;
22 end Behavioral;
23
```

Figure 35:controller unit code

Controller unit RTL schematic:




Figure 36:controller unit RTL schematic

MIPS:

```
library IEEE;

sue IEEE.STD_LOGIC_1164.ALL;

secont, mainmodulepack.all;

secont, mainmodulepack.all, mainmodulepack.all, mainmodulepack.all, mainmodulepack.all, mainmodulepack.all, mainmodulepack.all, mainmodulepack.all, mainmodulepack.all, mainmo
```

Figure 37:mips code

MIPS RTL schematic:




Figure 38:mips RTL schematic

Main module:

```
2 library IEEE;
3 use IEEE.STD LOGIC 1164.ALL;
   use work.mainmodulepack.all;
5
6 entity MainModule is
   port( clk , reset : in std logic;
         writedata , dataadr : out std logic vector(31 downto 0);
8
9
         memwrite : out std_logic);
10 end MainModule;
11
12 architecture Behavioral of MainModule is
13
14 signal memwritet : std logic;
15 signal pc , instr , readdata , dataadrt , writedatat : std_logic_vector(31 downto 0);
16 signal aluout : std_logic_vector(31 downto 0 );
17
18 begin
19
20
21 memwrite <= memwritet;
22
23 dataadr <= aluout;
24
25 writedata <= writedatat ;
26
27 mipsl : MIPS port map(clk , reset , pc , instr , memwritet , aluout , writedatat , readdata );
28
29 instrmem : imem port map(pc(7 downto 2) , instr);
30
31 datamem : dmem port map(clk , memwritet , aluout , writedatat , readdata );
32
33
34 end Behavioral;
35
```

Figure 39:main module code

main module RTL schematic:




Figure 40:main module RTL schematic

Main module_tb(test bench):

```
library IEEE;

use IEEE.STD_LOGIC_1164.al;

use IEEE.STD_LOGIC_SIGNED.al;

use IEEE.STD_LOGIC_SIGNED.al;

use iEEE.STD_LOGIC_SIGNED.al;

use ieee.numeric_std.al;

ENTITY Mainmdoule_tb IS

END Mainmdoule_tb;

ARCHITECTURE behavior OF Mainmdoule_tb IS

-- Component Declaration for the Unit Under Test (UUT)

COMPONENT MainModule

port(clk, reset: in STD_LOGIC;

writedata, dataadar: out STD_LOGIC VECTOR(31 downto 0);

memwrite: out STD_LOGIC);

end component;

signal writedata, dataadar: STD_LOGIC_VECTOR(31 downto 0);

signal clk, reset, memwrite: STD_LOGIC;

-- Clock period definitions

constant clk_period : time := 10 ns;

BEGIN

dut: MainModule port map(clk, reset, writedata, dataadr, memwrite);

-- Generate clock with 10 ns period

process begin

clk <= '1';

wait for 5 ns;

olk <= '0';

wait for 5 ns;

end process;

-- Generate reset for first two clock cycles

process begin

process begin

process begin

process begin

reset <= '1';

wait for 22 ns;

reset <= '0';

wait:
```

Figure 41:main module test bench code1

```
38 wait;
 39 end process;
 40
 41 -- check that 7 gets written to address 84 at end of program
 42 process(clk) begin
 43 if (clk'event and clk = '0' and memwrite = '1') then
 44 if (CONV_INTEGER(dataadr) = 84 and CONV_INTEGER(writedata) = 7) then
     report "NO ERRORS: Simulation succeeded" severity failure;
 45
 46 elsif (CONV INTEGER (dataadr) = 84) then
 47 report "Simulation failed" severity failure;
 48 end if;
 49 end if;
 50
 51 end process;
 52 end;
53
```

Figure 42:main module test bench code2

Main module test bench results:




Figure 43:main module test bench simulation

Although our implementation was correct bas the test bench results didn't come out as expected.

The Expected Results:

INSTRUCTIONS 1-5: 1ST 5 CYCLES

INSTRUCTIONS 6-10: 2ND 5 CYCLES




Figure 45: INSTRUCTIONS 1-5: 1ST 5 CYCLES



Figure 44: INSTRUCTIONS 6-10: 2ND 5 CYCLES

INSTRUCTIONS 11-15: 3RD 5 CYCLES LAST INSTRUCTION: CYCLE # 16



Figure 46: INSTRUCTIONS 11-15: 3RD 5 CYCLES

Figure 47: LAST INSTRUCTION: CYCLE # 16

Adder:

```
11 -- Description:
13 -- Dependencies:
 14
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
 18 ---
 19
20 library IEEE;
 21 use IEEE.STD_LOGIC_1164.ALL;
22 use ieee.std_logic_unsigned.all;
 23
 24 -- Uncomment the following library declaration if using
25 -- arithmetic functions with Signed or Unsigned values
26 --use IEEE.NUMERIC_STD.ALL;
 27
 28 -- Uncomment the following library declaration if instantiating
 29 -- any Xilinx primitives in this code.
 30 -- library UNISIM:
31 -- use UNISIM. VComponents.all;
 33 entity adder is
34 port( A: in std_logic_vector(31 downto 0);
35 B: in std_logic_vector(31 downto 0);
36 S: out std_logic_vector(31 downto 0));
37 end adder;
 38
39 architecture Behavioral of adder is
 40 begin
 42 S <= A + B ;
 43
44 end Behavioral;
45
```

Figure 48:adder code

Adder RTL schematic:




Figure 49:adder RTL schematic

Shifter:

```
-- Revision:
-- Revision 0.01 - File Created
15
16
17
      -- Additional Comments:
19
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC_STD.ALL;
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
31
32 entity Shifter is
33 Port ( INPUT : in STD_LOGIC_VECTOR (31 downto 0);
34 OUTPUT : out STD_LOGIC_VECTOR (31 downto 0));
35 end Shifter;
37 architecture Behavioral of Shifter is
38
39 begin
40
41 OUTPUT <= INPUT ( 29 downto 0) & "00" ;
43 end Behavioral;
44
45
```

Figure 50:shifter code

Shifter RTL schematic:




Figure 51:shifter RTL schematic

Sign extend:

```
12 --
13 -- Dependencies:
     14 --
15 -- Revision:
)
     16 -- Revision 0.01 - File Created
17 -- Additional Comments:
     20 library IEEE;
     21 use IEEE.STD_LOGIC_1164.ALL;
     23 -- Uncomment the following library declaration if using
     24 -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC_STD.ALL;
     26
     27 -- Uncomment the following library declaration if instantiating
     28 -- any Xilinx primitives in this code.
29 --library UNISIM;
     30 --use UNISIM.VComponents.all;
     31
32 entity SignedBits is
33 Port (INPUT: in STD_LOGIC_VECTOR (15 downto 0);
34 OUTPUT: out STD_LOGIC_VECTOR (31 downto 0));
     37 architecture Behavioral of SignedBits is
     38
     39 begin
     41 OUTPUT <= X"ffff"& INPUT WHEN INPUT(15)='1' ELSE
     42 X"0000" & INPUT;
     44
     45
     46 end Behavioral;
```

Figure 52:sign extend code

Sign extend RTL schematic:



Figure 53:sign extend RTL schematic

MUX 5 bits:

Figure 54:MUX code

MUX 5bits RTL schematic:




Figure 55:MUX RTL schematic

Instruction memory:

```
library NEER;

use HEME STD LOSTO, 1164.al;

use HEME STD LOSTO, 1164.al;

use HEME STD LOSTO, 1164.al;

use HEME STD LOSTO, STORMED, all;

use HEME STD LOSTO, ADMIN. all;

library STD;

use STD. Lextio. all;

li entity inem is -- instruction memory

li port(s: in STD_LOSTO, WECTOR(31 downto 0);

rd: out STD_LOSTO, VECTOR(31 downto 0);

readible lc: ln: out stD_LOSTO, VECTOR(31 downto 0);

rd: out stD_LOSTO, VECTOR(31 downto 0);

readible mem: ramstype;

readible mem: ramstype;

readible mem: ramstype;

readible mem: file, "ELNSEM 4\Comp Arch\VHOL\memfile.dat", READ_MODE);

while not endfile(mem_file, bl;

result: = 0;

for in l to 8 Loop

result: = 0;

for in l to 8 Loop

result: = character(pos(ch) - character(pos('0'));

elsif' '' ce ch and ch ce '5' then

result: = character(pos(ch) - character(pos('a')+10;

elsif' '' ce ch and ch ce '5' then

result: = character(pos(ch) - character(pos('a')+10;

elsif' '' ce ch and ch ce '5' then

result: = character(pos(ch) - character(pos('a')+10;

elsif' '' ce ch and ch ce '5' then

result: = character(pos(ch) - character(pos('a')+10;

elsif' '' ce ch and ch ce '5' then

result: = character(pos(ch) - character(pos('a')+10;

elsif '' ce ch and ch ce '5' then

result: = character(pos(ch) - character(pos('a')+10;

elsif '' ce ch and ch ce '5' then

result: = character(pos(ch) - character(pos('a')+10;

elsif '' ce ch and ch ce '5' then

result: = character(pos(ch) - character(pos('a')+10;

elsif '' ce ch and ch ce '5' then

result: = character(pos(ch) - character(pos('a')+10;

elsif '' ce ch and ch ce '5'

result: = character(pos(ch) - character(pos('a')+10;

els
```

Figure 56:Imem code

Instruction memory RTL schematic:




Figure 57:Imem RTL schematic

Data memory:

```
library IEEE;

use IEEE.STD_LOGIC_164.all;

use IEEE.STD_LOGIC_SIGNED.all;

use IEEE.STD_LOGIC_SIGNED.all;

use leee.numeric_std.all;

entity dmem is -- data memory

port(clk, we: in STD_LOGIC_YECTOR (31 downto 0);

a, wd: in STD_LOGIC_VECTOR (31 downto 0));

end;

architecture behave of dmem is

begin

process is

type ramtype is array (63 downto 0) of STD_LOGIC_VECTOR(31 downto 0);

variable mem: ramtype;

begin

-- read or write memory

for i in 1 to 1000 loop

if rising_edge(clk) then

if (we-'1') then

mem (CONV_INTEGER('0'&a(7 downto 2))):= wd;

end if;

end if;

end if;

end if;

end loop;

end;

end loop;

end;

end;
```

Figure 58:dmem code

Data memory RTL schematic:




Figure 59:dmem RTL schematic

Code description:

- In phase 2 we implemented the data path consisting of:5 muxs, shifter,2 adders and sign extend.
- 1st adder used to increment the pc address by 4.
- 2nd adder used for branch instructions.
- The 1st mux we used was for write register according to the format R, and it will choose the instruction for [15 to 11], according to I format [25-21].
- 2nd mux we used was for the ALU's second input to choose between read data2 and 16-bit sign extend.
- 3rd mux was used to choose between read data from data memory and ALU output to write in the data of the register.
- 4th mux was used to choose between branch and pc next address.
- 5th mux was used to choose between branch mux output (4th mux) and the pc jump in case of the J format.
- Shifter was used for the immediate for I format.
- Sign extend used to make the 16 bits immediate to 32 bits for operations.
- ALU decoder is responsible for control of ALU operations according to its 2 bits.

Instruction	Aluop	funct	alucontrol	
lw,sw,addi	00		0010	
Beq	01		0110	
R-type		100000	0010	
	10	100010	0110	
		100100	0000	
		100101	0001	
		101010	0111	

Figure 60:ALU decoder table

• ALU decoder and the main decoder are components for the controller unit.

Instruction	op	Regwrite	Regdst	Alusre	Branch	Mem write	Memtoreg	Jump	Aluop (1)	Aluop (0)
R-type	000000	1	1	0	0	0	0	0	1	0
Lw	100011	1	0	1	0	0	1	0	0	0
Sw	101011	0	0	1	0	1	0	0	0	0
beq	000100	0	0	0	1	0	0	0	0	1
addi	001000	1	0	1	0	0	0	0	0	0
J	000010	0	0	0	0	0	0	1	0	0

Figure 61:Main decoder table

Acknowledgement

Thanks to Dr Karim Emara for your effort through the semester and always providing feedback.

And, Thanks to the TAs Eng Aya and Eng Yasmin for helping us in the major task and their feedback and always being supportive and helpful.