

HPC codes modernization using vector parallelism – part 2 (tools)

Zakhar A. Matveev, PhD,
Intel Russia, Intel Software and Services Group

November 2015



Code modernization: Intel® Parallel Studio XE 2016



Intel® Parallel Studio XE 2016 Suite

Vectorization – Boost Performance By Utilizing Vector Instructions / Units

• Intel® Advisor XE - Vectorization Advisor identifies new vectorization opportunities as well as improvements to existing vectorization and highlights them in your code. It makes actionable coding recommendations to boost performance and estimates the speedup.

Scalable MPI Analysis– Fast & Lightweight Analysis for 32K+ Ranks

 Intel® Trace Analyzer and Collector add MPI Performance Snapshot feature for easy to use, scalable MPI statistics collection and analysis of large MPI jobs to identify areas for improvement

Big Data Analytics – Easily Build IA Optimized Data Analytics Application

 Intel® Data Analytics Acceleration Library (Intel® DAAL) will help data scientists speed through big data challenges with optimized IA functions

Standards - Scaling Development Efforts Forward

 Supporting the evolution of industry standards of OpenMP*, MPI, Fortran and C++ Intel® Compilers & performance libraries

Intel® Advisor XE

Vectorization Optimization and Thread Prototyping

SIMD Programming Challenges

LLNL (Hornung, Keasler, 2013):

"Typical codes get less than 5% of their FP instructions SIMD-ized... multi-physics codes - have thousands of small loops, which are all important"

Vectorization productivity problem:

"thousands of loops"

- Too much raw info (static and dynamic) to drive informed code modernization decisions
 - Where to vectorize?
 - How to get more benefit from vectorization
- Demand for extensive <u>data layout re-organizations</u>

Developers need an assistant tool to get applications vectorized faster, with higher efficiency and confidence

Where is a problem?

Loop-carried dependencies

```
DO I = 1, N
  A(I+1) = A(I) + B(I)
ENDDO
```

Function calls

```
for (i = 1; i < nx; i++) {
 x = x0 + i * h;
 sumx = sumx + func(x, y, xp);
```

Pointer aliasing

```
void scale(int *a, int *b)
   for (int i = 0; i < 1000; i++)
       b[i] = z * a[i];
```

Unknown loop iteration count

```
struct x { int d; int bound; };
void doit(int *a, struct x *x)
  for (int i = 0; i < x > bound; i++)
    a[i] = 0;
```

Indirect memory access


```
for (i=0; i<N; i++)
   A[B[i]] = C[i]*D[i]
```

Outer loops


```
for (i = 0; i \le MAX; i++) {
  for (j = 0; j \le MAX; j++) {
   D[j][i] += 1;
```


Vectorization Advisor: part of Intel® Advisor XE

Assist code modernization for x86 SIMD



Workflow






Vector Advisor

C, C++, Fortran, C# Windows, Linux

- All the data in one place
 (also leveraging Intel Compiler 15.x/16.x reports)
- Guidance and Correctness check
- Deep dive memory analysis



Optimization Notice

1.
The Right Data At Your Fingertips

1. Compiler diagnostics + Performance Data + SIMD efficiency information

Function Call Sites and Loops		Self	Total	å	ଡ	Compiler Vectorization		
rur	ction Call Sites and Loops	Time	Time	•	v	Loop Type	Why No Vectorization?	
⊞ [loop in runCForallLambdaLoops]			0.094s			Scalar	vector dependence prevents vector	
± [l	[loop in runCForallLambdaLoops] 0.140s 3.744s Sca				Scalar	inner loop was already vectorized		
■ V [loop in std::_Complex_base <double,struct _c_double_complex="">::i</double,struct>			0.031s			Vectorized (Body)		
Vectorized SSE; SSE2 loop processing Float32; Float64 (data type(s) having Divisions; Square Roots operations					
	Peeled loop; loop stmts were reordered							
± [l	oop in std::basic_string <char,struct std::char_traits<char="">,class std::allo</char,struct>	0.000s	544.0			Scalar	nonstandard loop is not a vectoriza	
■ (loop in std::basic_string < char, struct std::char_traits < char>, class std::allo			544.0			Scalar	nonstandard loop is not a vectoriza	
⊞[loop in std::num_put <char,class p="" st<="" std::ostreambuf_iterator<char,struct=""></char,class>			0.234s			Scalar	nonstandard loop is not a vectoriza	

Loop Vectorization: loop versions

A typical vectorized loop consists of

Main vector body

Fastest among the three!


This is where we want our loops to be executing!

Optional peel part

Used for the unaligned references in your loop. Uses Scalar or slower vector

Remainder part

Due to the number of iterations (trip count) not being divisible by vector length. Uses
 Scalar or slower vector




Peel Vector iteration Vector iteration Remainder

- · Alignment: make sure you Align your data!
- Padding: make number of iterations divisible by the vector length!

The Right Data At Your Fingertips


Get all the data you need for high impact vectorization



Get Faster Code Faster! Intel® Advisor XE
Vectorization Optimization and Thread Prototyping

Don't Just Vectorize, Vectorize Efficiently

See detailed times for each part of your loops. Is it worth more effort?




Get Specific Advice For Improving Vectorization

Intel[®] Advisor XE – Vectorization Advisor

Click to see recommendation [loop in fGetOneMassSite at I... 1 Ineffective peeled/remainder loop(s) present 1,31x HI Iloon in fGetSneedSite at Ihn 5 1/v @ 1 Data type conversions present AV/Y2 Recommendations Compiler Diagnostic Details Issue: Ineffective peeled/remainder loop(s) present All or some source loop iterations are not executing in the loop body. Improve performance by moving source loop iterations from peeled/remainder loops to the loop body. Confidence: Need More Data Recommendation: Collect trip counts data Recommendation: Specify the expected loop trip count Confidence: © Low The compiler cannot statically detect the trip count. To fix: Identify the expected number of iterations using a directive: #pragma loop_count. Example: Iterate through a loop a minimum of three, maximum of ten, and average of five times: #include <stdio.h> int mysum(int start, int end, int a) { int iret=0: #pragma loop count min(3), max(10), avg(5) for (int i=start;i<=end;i++) Advisor XE shows hints how to Read More: decrease vectorization overhead loop_count Getting Started with Intel Compiler Pragmas and Directives and kesources for inter* Advisor users Recommendation: Enforce vectorized remainder Confidence: © Low Recommendation: Use a smaller vector length Confidence: @ Low Confidence: @ Low Recommendation: Align data Recommendation: Add data padding Confidence: @ Low


Vector Efficiency: my performance thermometer all the data in one place



- First attempt to simply put #pragma simd:
 - Introduced slow-down
- Look at Vector Issues and Traits to find out why
 - All kinds of "memory manipulations"
 - Usually an indication of "bad" access pattern



Fortran Example



Why no vectorization?

Assumed dependencies – Run correctness check to verify dependency

Function call prevents vectorization

Loop with multiple exits

Inner loop already vectorized

Potential to force vectorization of outer loop

1. Compiler diagnostics + Performance **Data + SIMD efficiency information**

Eunstian Call Sites and Loans		Total	4	<u> </u>	Compiler Vectorization		
Function Call Sites and Loops▲	Time	Time	•	¥	Loop Type	Why No Vectorization?	
⊕ [loop in runCForallLambdaLoops]	0.0945	0.094s			Scalar	vector dependence prevents vector	
● [loop in runCForallLambdaLoops]	0.140s	3.744s			Scalar	inner loop was already vectorized	
Vectorized SSE: SSE2 loop processing Float32; Float64 data type(s) having Divisions; Square Roots operations Feeled loop; loop stats were reordered							
⊕ [loop in std::basic_string < char, struct std::char_traits < char>, class std::allo		544.0			Scalar	nonstandard loop is not a vectoriza	
⊕ [loop in std::basic_string < char, struct std::char_traits < char>, class std::allo		544.0			Scalar	nonstandard loop is not a vectoriza	
$\textcircled{$\boxplus$ [loop in std::num_put$		0.234s			Scalar	nonstandard loop is not a vectoriza	

4. Loop-Carried Dependency Analysis

Problems and Messages										
@	Туре	Site Name	Sources	Modules	State					
0	Parallel site information	site2	dqtest2.cpp	dqtest2	✓ Not a problem					
②	Read after write dependency	site2	dqtest2.cpp	dqtest2	№ New					
③	Read after write dependency	site2	dqtest2.cpp	dqtest2	№ New					
②	Write after write dependency	site2	dqtest2.cpp	dqtest2	№ New					
③	Write after write dependency	site2	dqtest2.cpp	dqtest2	№ New					
③	Write after read dependency	site2	dqtest2.cpp	dqtest2	№ New					
0	Write after read dependency	site2	dqtest2.cpp; idle.h	dqtest2	№ New					
	© 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Type Parallel site information Read after write dependency Read after write dependency Write after write dependency Write after write dependency Write after read dependency	Type Site Name Parallel site information site2 Read after write dependency site2 Read after write dependency site2 Write after write dependency site2 Write after write dependency site2 Write after read dependency site2 Write after read dependency site2	Type Site Name Sources Parallel site information site2 dqtest2.cpp Read after write dependency site2 dqtest2.cpp Read after write dependency site2 dqtest2.cpp Write after write dependency site2 dqtest2.cpp Write after write dependency site2 dqtest2.cpp Write after read dependency site2 dqtest2.cpp Write after read dependency site2 dqtest2.cpp	Type Site Name Sources Modules Parallel site information site2 dqtest2.cpp dqtest2 Read after write dependency site2 dqtest2.cpp dqtest2 Read after write dependency site2 dqtest2.cpp dqtest2 Write after write dependency site2 dqtest2.cpp dqtest2 Write after write dependency site2 dqtest2.cpp dqtest2 Write after read dependency site2 dqtest2.cpp dqtest2 Write after read dependency site2 dqtest2.cpp dqtest2					

2. Guidance: detect problem and recommend how to fix it

Recommendation: Align memory access

2.

Is it safe to vectorize:

Tough problem #1 for not yet vectorized codes.

Data Dependencies – Tough Problem #1

Is it safe to force the compiler to vectorize?

```
DO I = 1, N

A(I) = A(I-1) * B(I)

ENDDO
```

```
void scale(int *a, int *b)
{
   for (int i = 0; i < 1000; i++)
      b[i] = z * a[i];
}</pre>
```

Issue: Assumed dependency present

The compiler assumed there is an anti-dependency (Write after read - WAR) or true dependency (Read after write - RAW) in the loop. Improve performance by investigating the assumption and handling accordingly.

Enable vectorization

Potential performance gain: Information not available until Beta Update release Confidence this recommendation applies to your code: Information not available until Beta Update release

The Correctness analysis shows there is no real dependency in the loop for the given workload. Tell the compiler it is safe to vectorize using the restrict keyword or a directive.


ICL/ICC/ICPC Directive	IFORT Directive	Outcome			
#pragma simd or #pragma omp simd	!DIR\$ SIMD or !\$OMP SIMD	Ignores all dependencies in the loop			
#pragma ivdep	!DIR\$ IVDEP	Ignores only vector dependencies (which is safest)			


Read More:

- <u>User and Reference Guide for the Intel C++ Compiler 15.0</u> > Compiler Reference > Pragmas > Intel-specific Pragma Reference >
 - ivdep
 - omp simd


Is It Safe to Vectorize?

Loop-carried dependencies analysis verifies correctness





Select loop for Correct Analysis and press play!



Vector Dependence prevents
Vectorization!

Data Dependencies – Tough Problem #1

Is it safe to force the compiler to vectorize?

Data dependencies

Issue: Assumed dependency present

The compiler assumed there is an anti-dependency (Write after read - WAR) or true dependency (Read after write - RAW) in the loop. Improve performance by investigating the assumption and handling accordingly.

Enable vectorization

Potential performance gain: Information not available until Beta Update release Confidence this recommendation applies to your code: Information not available until Beta Update release

The Correctness analysis shows there is no real dependency in the loop for the given workload. Tell the compiler it is safe to vectorize using the restrict keyword or a directive.


ICL/ICC/ICPC Directive	IFORT Directive	Outcome
#pragma simd or #pragma omp simd	!DIR\$ SIMD or !\$OMP SIMD	Ignores all dependencies in the loop
#pragma ivdep	!DIR\$ IVDEP	Ignores only vector dependencies (which is safest)


Read More:

- <u>User and Reference Guide for the Intel C++ Compiler 15.0</u> > Compiler Reference > Pragmas > Intel-specific
 Pragma Reference ></u>
 - ivdep
 - omp simd

Correctness – Is It Safe to Vectorize?

Loop-carried dependencies analysis





- 1. Mark-up the loop and check for the presence of REAL dependencies
- 2. Explore dependencies in more details with code snippets

In this example 3 dependencies were detected


- RAW Read After Write
- WAR Write After Read
- WAW Write After Write

Almost half loops checked did not have actual dependencies

We should investigate using pragma simd to force vectorization

🤗 Summary 🛛 🕰 Survey Report 🛮 🔓 Survey Source:	loops90.f 🍅 Refinement R	eports 💧 Annotation Rep	oort 🦞 Suitability Repor	t
Site Location	Loop-Carried Dependencies	Strides Distribution	Access Pattern	Site Name
loop at loops90.f:1261 in S256		No information available	No information available	loop_site_365
loop at loops90.f:1287 in S257	RAW:1	No information available	No information available	loop_site_372
loop at loops90.f:1313 in S258	No dependencies found	No information available	No information available	loop_site_373
loop at loops90.f:2127 in S321	RAW:1	No information available	No information available	loop_site_50
loop at loops90.f:2150 in S322	RAW:1	No information available	No information available	loop_site_51
loop at loops90.f:2150 in S322	RAW:1	No information available	No information available	loop_site_514
loop at loops90.f:2173 in S323	RAW:1	No information available	No information available	loop_site_51
loop at loops90.f:2276 in S342	No dependencies found	No information available	No information available	loop_site_52
loop at loops90.f:2301 in S343	No dependencies found	No information available	No information available	loop_site_534
loop at loops90.f:2712 in S442	No information available	100% / 0% / 0%	All unit strides	loop_site_50
loop at loops90.f:2712 in s442_\$omp\$parallel_for@2710	No information available	100% / 0% / 0%	All unit strides	loop_site_10
loop at loops90.f:2840 in S471	No dependencies found	No information available	No information available	loop_site_61
loop at loops90.f:2840 in s471_\$omp\$parallel_for@2839	No dependencies found	No information available	No information available	loop_site_99
loop at loops90.f:369 in S123	No dependencies found	No information available	No information available	loop_site_183
loop at loops90.f:448 in S126	RAW:1	No information available	No information available	loop_site_196
loop at loops90.f:573 in s141_\$omp\$parallel_for@570	No dependencies found	No information available	No information available	loop_site_77
loop at loops90.f:884 in S221	RAW:1	No information available	No information available	loop site 28
loop at loops90.f:908 in S222	RAW:1	No information available	No information available	loop_site_289
oop at loops90.f:959 in S232	RAW:1		No information available	
oop at loops90.f:959 in S232	RAW:1	No information available	No information available	loop_site_30
oop at loops90.f:959 in s232_\$omp\$parallel_for@956	No dependencies found		No information available	
loop at loops90.f:959 in s232_\$omp\$parallel_for@956	RAW:1	No information available		

Dependency analysis



Data Dependencies – Tough Problem #1

Dynamic check will *know* if indices overlap.

```
1) fSwapPairM ( lbf[il*lbsitelength + l*lbsy.nq + m + half], lbf[ilnext*lbsitelength + l*lbsy.nq + m]);
```

Static Assumption:

```
i> ○ [loop at lbpSUB.cpp:1280 in fPropagationSwap]
```

Static Assumption:

```
i> ♥ [loop at lbpSUB.cpp:1280 in fPropagationSwap]
```

Both loops "equally bad": from static analysis perspective

Data Dependencies – Tough Problem #1

Dynamic check *knows* if memory accesses really overlap.

```
[Ioop at IbpSUB.cpp:1280 in fPropagationSw... No dependencies found
```

```
© [loop at lbpSUB.cpp:1280 in fPropagationSw ... 

RAW:1
```

Read after write dependency

Correctness Analysis: confirm dependencies are REAL

1. Compiler diagnostics + Performance **Data + SIMD efficiency information**

Function Call Sites and Leaves		Total		୍ଦ	Compiler Vectorization		
Function Call Sites and Loops	Time	Time		¥	Loop Type	Why No Vectorization?	
⊞ [loop in runCForallLambdaLoops]	0.0945	0.094s			Scalar	vector dependence prevents vector	
⊞ [loop in runCForallLambdaLoops]	0.140s	3.744s			Scalar	inner loop was already vectorized	
Vectorized SSE; SSE2 loop processing Float32; Float64 data type(s) having Divisions; Square Roots operations Feeled loop; loop stats were reordered							
⊞ [loop in std::basic_string < char, struct std::char_traits < char>, class std::allo		544.0			Scalar	nonstandard loop is not a vectoriza	
⊞ [loop in std::basic_string < char, struct std::char_traits < char>, class std::allo		544.0			Scalar	nonstandard loop is not a vectoriza	
$\blacksquare [loop\ in\ std::num_put < char, class\ std::ostreambuf_iterator < char, struct\ st$		0.234s			Scalar	nonstandard loop is not a vectoriza	

2. Guidance: detect problem and recommend how to fix it



2 Issue: Peeled/Remainder loop(s) present



All or some source loop iterations are not executing in the kernel loop. Improve performance by moving source loop iterations from peeled/remainder loops to the kernel loop. Read more at Vector Essentials. Utilizing Full Vectors...

Recommendation: Align memory access

Projected maximum performance gain: High Projection confidence: Medium

The compiler created a peeled loop because one of the memory accesses in the source loop does not start at a data boundary. Align the memory access and tell the compiler your memory access is aligned. This example aligns memory using a 32-byte boundary:

```
array = (float *)_mm_malloc(ARRAY_SIZE*sizeof(float), 32);
// Somewhere else
__assume_aligned(array, 32);
// Use array in loop
```

3.
Tough problem #1 for already vectorized codes

Non-Contiguous Memory Access – Tough Problem #2

Potential to vectorize but may be inefficient

Unit-Stride access


for (i=0; i<N; i++)
A[i] = C[i]*D[i]

Constant stride access

for (i=0; i<N; i++)
point[i].x = x[i]</pre>

Variable stride access

for (i=0; i<N; i++)
A[B[i]] = C[i]*D[i]




Object-oriented programming


```
b
                                       C
                                                 b
                              a
Class Point {float
                                z x y z x y z x y z x y z x
x,y,z;
Class Triangle {Point
                                  T[0]
                                                T[1]
a,b,c;}
Triangle T[100];
Point Cross( const Point& a, const Point& b ) {
    return Point(a.y*b.z-a.z*b.y, a.z*b.x-a.x*b.z,
a.x*a.y-a.y-b.x );
void ComputeNormals( Point normal[__restrict], const
Triangle p[], size_t n )
    for( size_t i=0; i<n; ++i )
        normal[i] = Cross(p[i].b-p[i].a, p[i].c-p[i].a);
```

Object oriented programming may inhibit SIMD code generation

Improve Vectorization

Memory Access pattern analysis






Run Memory Access Patterns analysis, just to check how memory is used in the loop and the called function



1. Compiler diagnostics + Performance **Data + SIMD efficiency information**

Self	Total		0	Compiler Vectorization	
Time	Time	0	¥	Loop Type	Why No Vectorization?
0.094	0.094s			Scalar	vector dependence prevents vector
0.140	3.744s			Scalar	inner loop was already vectorized
data ty				visions; Square	
	544.0			Scalar	nonstandard loop is not a vectoriza
	544.0			Scalar	nonstandard loop is not a vectoriza
	0.234s			Scalar	nonstandard loop is not a vectoriza
	Time 0.094; 0.140; 0.031; data ty 0.000; 0.000; 0.000;	Time Time 0.094s 0.094s 0.140s 3.744s 0.031s 0.031s data type(s) 0.000s 544.0	Time Time 0.094\$ 0.094\$ 0.140\$ 3.744\$ 0.091\$ 0.091\$ 0.091\$ 0.091\$ 0.000	Time Time 0.094s 0.094s 0.140s 3.744s 0.031s 0.031s data type(s) having Di 0.000s 544.0	Time Time Loop Type 0.094; 0.094; Scalar 0.140; 3.744; Scalar 0.081; 0.091; Vectorized (Body) data type(s) having Divisions; Square . 0.000; 544.0 Scalar . 0.000; 544.0 Scalar

2. Guidance: detect problem and recommend how to fix it



3. Loop-Carried Dependency Analysis

							Site Name	Site Function
							loop_site_20	
ID	0	Туре	Site Name	Sources	Modules	State	loop_site_13 loop_site_16	runCRawLoops runCRawLoops
P1	0	Parallel site information	site2	dqtest2.cpp	dqtest2	✓ Not a problem	Memory A	ccess Patterns Cor
P2	0	Read after write dependency	site2	dqtest2.cpp	dqtest2	№ New	ID 🔞	Stride ▼
P3	0	Read after write dependency	site2	dqtest2.cpp	dqtest2	№ New	⊟ P22 🔼	0; 0; 1
						№ New	635 636	
P5	0	Write after write dependency	site2	dqtest2.cpp	dqtest2	№ New	637 638	
P6	0	Write after read dependency	site2	dqtest2.cpp	dqtest2	№ New	639 ⊕ P23 🐼	0; 0
P7	0	Write after read dependency	site2	dqtest2.cpp; idle.h	dqtest2	№ New	□ P30 ₩	-1575; -63; -26; -25
							626 627	

4. Memory Access Patterns Analysis

Loop-Carried Dependencies Strides Distribution

Site Info

loop_site_203		runCRawLoops	CRawLoops runCRawLoops.cxx:1063 RAW:		AW:1 No information available		o information available					
loop_site_139		runCRawLoops	runCRawLoops runCRawLoops.cxx:622 No		39% / 36% / 25%	6 M	lixed strides					
loo	_site_160	runCRawLoops	runCRawLoops.cxx:925	No information available	100%/0%/0%	6 All unit strides						
					<u> </u>	11117						
М	Memory Access Patterns Correctness Report											
ID	•	Stride ▼		Туре	Source	Module	es Alignment					
⊟ P.	22 🗵	0; 0; 1		Unit stride	runCRawLoops.cxx:637	Icals.ex	e					
	635		j2 = (j2 & 64-1) ;								
	636		p[ip][0] += y[i2+	32];								
	637		p[ip][1] += z[j2+	32];								
	638		i2 += e[i2+32];									
	639		j2 += f[j2+32];									
⊕ P.	23 🗵	0; 0		Unit stride	runCRawLoops.cxx:638	Icals.exe	e					
□ P.	30 🚟	-1575; -63; -26; -2	5; -1; 0; 1; 25; 26; 63; 21648	01 Variable stride	runCRawLoops.cxx:628	Icals.ex	e					
	626		i1 &= 64-1;									
	627		j1 ε= 64-1;									
	628		p[ip][2] += b[j1]	[i1];								

Access Pattern

Know your access pattern

Site Location					Loop-Carried Dependencies Strides Distri		ibution Access	Pattern Si	te Name	
[loc	[loop in fPropagationSwap at lbpSUB.cpp:1247]			JB.cpp:1247]	No information available	33% <mark>/5%</mark>	/ 62% Mixed	strides lo	op_site_60	
					blue color:	yellow. "fixed" stride accesses ratio	red color: fraction of irregular (variable stride) ad		accesses	
Мє	emo	ory Ac	cess Patterns Report	Dependencie	s Report					
ID		® Stride			Туре	Source	Site Name	Variable		
■ P1	1	N.	3			Constant stride	lbpSUB.cpp:1248	loop_site_60		
	1246 #endif 1247 for (int m=1; m<=half; m++) { 1248 nextx = fCppMod(i + lbv[3*m], Xmax); 1249 nexty = fCppMod(j + lbv[3*m+1], Ymax);									
	12			z = fCppMo	d(k + 1bv[3*m+2], Zm	ax);			Í	
⊕ P1	11	1-1	0; 1			Unit stride	lbpSUB.cpp:1253	loop_site_60	lbf,lbsy	
□ P1	12	Мh	-289559; -274359; -144	177; -13717; -1	13679; 723; 302519; 303279	Variable stride	lbpSUB.cpp:1253	loop_site_60		
	ilnext = (nextx * Ymax + nexty) * Zmax + nextz; 1252 #ifndef SWAP_OVERLAP 1253 fSwapPair (lbf[il*lbsitelength + l*lbsy.nq + m + half], lbf[ilnext*lbsitelength + l*lbsy.nq									

4.

It's time for explicit parallelism choices to make your code faster, not slower.

Example of Outer Loop Vectorization

```
#pragma omp declare simd
int lednam(float c)
    // Compute n >= 0 such that c^n > LIMIT
    float z = 1.0f; int iters = 0;
    while (z < LIMIT) {
        z = z * c; iters++;
    return iters;
float in_vals[];
#pragma omp simd
for(int x = 0; x < Width; ++x) {
    count[x] = lednam(in_vals[x]);
   x = 0
                                        x = 2
                                                           x = 3
                      x = 1
  z = z * c
                   z = z * c
                                      z = z * c
                                                         z = z * c
                                      7 = Z^* C
                   z = z^* c
                                                         z = z^* c
  iters = 2
                   iters = 23
                                     iters = 255
                                                         iters = 37
```

Time for parallelism choices: Where to introduce parallelism and how?


No performance without "explicit parallelism" choices (no performance "by default")

No good choices without knowing "the DATA"


1. Compiler diagnostics + Performance **Data + SIMD efficiency information**

Europian Call Sites and Leanes		Total	ଚ	Compiler Vectorization		
Function Call Sites and Loops▲	Time	Time	¥	Loop Type	Why No Vectorization?	
⊞ [loop in runCForallLambdaLoops]	0.094	0.094s		Scalar	vector dependence prevents vector	
⊞ [loop in runCForallLambdaLoops]	0.140	3.744s		Scalar	inner loop was already vectorized	
Vectorized SSE; SSE2 loop processing Float32; Float64 Peeled loop; loop stmts were reordered	data ty			visions; Square		
⊞ [loop in std::basic_string < char, struct std::char_traits < char>, class std::allo.		544.0		Scalar	nonstandard loop is not a vectoriza	
$\blacksquare \\ [loop in std::basic_string < char, struct std::char_traits < char>, class std::allo.$		544.0		Scalar	nonstandard loop is not a vectoriza	
⊞[loop in std::num_put <char,class st<="" std::ostreambuf_iterator<char,struct="" td=""><td></td><td>0.234s</td><td></td><td>Scalar</td><td>nonstandard loop is not a vectoriza</td></char,class>		0.234s		Scalar	nonstandard loop is not a vectoriza	

2. Guidance: detect problem and recommend how to fix it



3. Loop-Carried Dependency Analysis



4. Memory Access Patterns Analysis

Loop-Carried Dependencies

Site Name

Site Function

Site Info

loop_site_203 runCRawLoops rui		runCRawLoops.cxx:1063	RAW:1		No information available		No information available			
loop_site_139 runCRawLoops run		runCRawLoops.cxx:622	No information available		39% / 36% / 25 <mark>%</mark>		Mixed strides			
loop_site_160 runCRawLoops runCRa		runCRawLoops.cxx:925	No information available	information available		100%/0%/0%		All unit strides		
	Me	mory Acc	ess Patterns Co							
	ID	•	Stride ▼		Туре	So	urce	Mod	lules	Alignment
	⊟ P2	2 🔼	0; 0; 1		Unit stride	rui	nCRawLoops.cxx:637	Icals	.exe	
	7	635		j2 = (j2 & 64-1) ;					
		636		p[ip][0] += y[i2+	-32];					
		637		p[ip][1] += z[j2+	32];					
		638		i2 += e[i2+32];						
	Į	639		j2 += f[j2+32];						
	± P2	3 💹	0; 0		Unit stride	rui	nCRawLoops.cxx:638	Icals	.exe	
	□ P3	0 4	-1575; -63; -26; -2	25; -1; 0; 1; 25; 26; 63; 21648	301 Variable stride	rui	nCRawLoops.cxx:628	Icals	.exe	
	7	626		i1 &= 64-1;						
		627		j1 ε= 64-1;						
		628		p[ip][2] += b[j1]	[i1];					

Access Pattern

Strides Distribution

Time for parallelism choices: Advisor MAP to make optimal decision!

Memory Access Patterns analysis (+ Trip Counts and Dependencies)
to drive decision
wrt most appropriate parallelism level

Some use cases

DL-MESO



Computational fluid dynamics engine


- New mesoscopic simulation engine
- Applicable for problems such as inkjet printing and steel production
- Lattice Boltzman Equation

Developed by EPSRC CPP5

- including Hartree, Oxford, Imperial College
- Michael Seaton at Hartree as major contributor

Workload characteristics:


- "Flat profile", many small kernels
- Profiles are very diverse depending on input datasets



DL_MESO: one kernel results (ISC'15, Xeon Phi BoF, Hartree talk)


Performance - fGetEquilibriumF

- V-Advisor recommendations
 - AVX not enabled by default
 - MAP analysis points to AoS -> SoA.
 - Remove Scalar remainders.
 - Align data accesses.
- SoA allowed aligned access and removing peel loops.
- Array padding and #pragma loop count removes remainder loops.
- Additional optimization
 - #pragma SIMD
 - Private SIMD clause allowed additional compiler optimizations.
- Xeon speed up x2.95
- Phi speed up x4.05



TBB Fractal: more than 2x performance!

Results by step (elapsed time, smaller is better)



Original elapsed time (TBB only): 4.51s
Optimized time (TBB+vectorization): 1.92s
Speedup: 2.3x

(intel)

"Vectorization Advisor permitted me to focus my work where it really mattered. When you have only a limited amount of time to spend on optimization, it is invaluable."

Gilles Civario, Sr. Software Architect, Irish Centre for High-End Computing

"Intel® Advisor XE has allowed us to quickly prototype ideas for parallelism, saving developer time and effort, and has already been used to highlight subtle parallel correctness issues in complex multi-file, multi-function algorithms."

Simon Hammond
Senior Technical Staff
Sandia National Laboratories

"Vectorization Advisor fills a gap in code performance analysis. It can guide the informed user to better exploit the vector capabilities of modern processors and coprocessors"

Dr. Luigi IapichinoScientific Computing Expert **Leibniz Supercomputing Centre**


"Intel® Advisor XE has been extremely helpful in identifying the best pieces of code for parallelization. We can save several days of manual work by targeting the right loops. At the same time, we can use Advisor to find potential thread safety issues to help avoid problems later on."

Carlos Boneti HPC software engineer, Schlumberger

Vector Advisor

C, C++, Fortran, C# Windows, Linux

- All the data in one place (also leveraging Intel Compiler 15.x/16.x reports)
- Guidance and Correctness check
- Deep dive memory analysis



Effective usage of ISA (AVX, AVX2, AVX512)



Intel® AVX

Intel® Advanced Vector Extensions (Intel® AVX)

KEY FEATURES

BENEFITS

- Wider Vectors
 - Increased from 128 bit to 256 bit
- Up to 2x peak FLOPs output with good power efficiency

- Enhanced Data Rearrangement
 - Use the new 256 bit primitives to broadcast, mask loads and permute data
- Organize, access and pull only necessary data more quickly and efficiently
- Flexible unaligned memory access support
- More opportunities to fuse load and compute operations


Intel® AVX is a general purpose architecture, expected to supplant SSE in all applications used today

Intel® AVX Data Alignment Tuning Tips

Align Data to Vector Length

Intel® SSE - Align data to 16 Bytes (Intel® SSE vector length)

Intel AVX (Intel® microarchitecture (Sandy Bridge))- Align Data to 32 Bytes (minimize cache line split)



- Cache line length is 64 bytes
- Intel AVX register length is 32 bytes
- Sandy Bridge microarchitecture has 2 load ports, 1 store port
- 32 Bytes accesses are single micro-op using a "double pump"
- Unaligned data will cause every second load on consecutive memory accesses to be a cache line split



How to Align Data

Allocate memory on heap aligned to n byte boundary:

```
void* _mm_malloc(int size, int n)
int posix_memalign(void **p, size_t n, size_t size)
[NEW Intel Compiler 15] #include <aligned_new>
```

Alignment for variable declarations:

```
attribute ((aligned(n))) var name (C++11 alignas also OK)
```

And tell the compiler...

#pragma vector aligned

- Asks compiler to vectorize, overriding cost model, and assuming all array data accessed in loop are aligned for targeted processor
 - May cause fault if data are not aligned

```
_assume_aligned(array, n)
```

Compiler may assume array is aligned to n byte boundary

```
typedef double* __attribute__((align_value(32))) A_DBL;
```

n=64 for Intel® Xeon Phi™ coprocessors, **n=32** for AVX, **n=16** for SSE

Applications likely to benefit from rebuilding for Intel® AVX

- Significant time spent in floating-point vectorizable loops with iteration count > vector length (8 floats, 4 doubles)
 - Vectorization with SSE is a good initial indication
- Calls to optimized performance libraries, e.g. MKL
 - Might not even need rebuilding

Less likely to benefit:

- Scalar or integer code;
- Heavy use of double precision division or square root
- Applications that are memory bound



Intel® AVX2

Intel® AVX2: Key Features

- 1. Extends 128-bit <u>integer</u> vector instructions to 256-bit
 - Including*: Intel® SSE2, Intel SSE3, SSSE3 and Intel SSE4 (some special instructions excepted)
- 2. Floating Point Fused Multiply Add: A*B + C
 - Increased FLOPS potential
 - Increased accuracy Only a single rounding
- 3. Enhanced vectorization with Gather, Shifts and powerful permutes

Uses the same 256-bit YMM registers as Intel AVX

Intel AVX2 completes the 256-bit extensions started with Intel AVX: 256-bit integer, cross-lane permutes, gather, FMA

Other Features of Haswell (wrt AVX2)

Improved cache bandwidth to feed wide vector units and FMAs

- 32-byte load/store for L1 -> 2X bandwidth
- 2x L2 bandwidth

2 new ports:

- additional ALU and new branch unit
- new AGU (address generation unit) for stores;

New Gather Instructions

$$c[i] = a[b[i]]$$

//indirect reference

```
if (p[i] == q[i]) c[i] = a[b[i]] // also masked
```

```
VPCMPEQQ ymm3, ymm2, ymm1

VPGATHERQQ ymm1, ptr [rax+ymm0], ymm3

Base of "a" b[i] mask
```

Fundamental building block for sparse or indirect memory accesses, easing vectorization

Applications Likely to Benefit from recompiling for Intel® AVX2

- CPU bound
- Significant time spent in vectorizable loops with
 - iteration count ≥ vector width (8 ints, 8 floats, 4 doubles)
 and
 - integer arithmetic & bit manipulation (e.g. video processing) or
 - floating-point that can make use of FMAs (e.g. linear algebra) or
 - non-contiguous memory access, if new gather & permute instructions make vectorization more efficient

Less likely to benefit:

- apps bound by memory bandwidth won't benefit directly from the instruction set
- Iteration counts << vector width



Intel® AVX512

Intel® AVX Technology

256b AVX1
16 SP / 8 DP
Flops/Cycle
Flops/Cycle (FMA)

10 D2 CACIE

256b AVX2
32 SP / 16 DP
Flops/Cycle (FMA)
Flops/Cycle (FMA)
Flops/Cycle (FMA)

AVX	AVX2
256-bit basic FP	Float16 (IVB 2012)
16 registers	256-bit FP FMA
NDS (and AVX128)	256-bit integer
Improved blend	PERMD
MASKMOV	Gather
Implicit unaligned	

AVX512

512-bit FP/Integer

32 registers

8 mask registers

Embedded rounding

Embedded broadcast

Scalar/SSE/AVX "promotions"

Transcendental support

Gather/Scatter

SNB HSW 2011 2013

Future Processors (KNL & Future Xeon)

Math Support

Instruction

30

Package to aid with Math library writing

- Good value upside in financial applications
- Available in PS, PD, SS and SD data types
- Great in combination with embedded RC

$VGETXEXP_{PS,PD,SS,SD}$	zmm1 {k1}, zmm2	Obtain exponent in FP format
$VGETMANT_{PS,PD,SS,SD}$	zmm1 {k1}, zmm2	Obtain normalized mantissa
$VRNDSCALE_{\{PS,PD,SS,SD\}}$	zmm1 {k1}, zmm2, imm8	Round to scaled integral number
VSCALEF {PS,PD,SS,SD}	zmm1 {k1}, zmm2, zmm3	X*2 ^y , X <= getmant, Y <= getexp
$VFIXUPIMM_{\{PS,PD,SS,SD\}}$	zmm1, zmm2, zmm3, imm8	Patch output numbers based on inputs
VRCP14 _{PS,PD,SS,SD}	zmm1 {k1}, zmm2	Approx. reciprocal() with rel. error 2 ⁻¹⁴
VRSQRT14 _{PS,PD,SS,SD}	zmm1 {k1}, zmm2	Approx. rsqrt() with rel. error 2 ⁻¹⁴
$VDIV_{\{PS,PD,SS,SD\}}$	zmm1 {k1}, zmm2, zmm3	IEEE division
$VSQRT_{PS,PD,SS,SD}$	zmm1 {k1}, zmm2	IEEE square root

Additional HPC AVX-512 superset for 2nd generation Intel Xeon Phi

CPUID	Instructions	Description
ш	PREFETCHWT1	Prefetch cache line into the L2 cache with intent to write
AVX512-PF	VGATHERPF{D,Q}{0,1}PS	Prefetch vector of D/Qword indexes into the L1/L2 cache
∢	VSCATTERPF{D,Q}{0,1}PS	Prefetch vector of D/Qword indexes into the L1/L2 cache with intent to write
	VEXP2{PS,PD}	Computes approximation of 2^x with maximum relative error of 2^{-23}
AVX512-ER	VRCP28{PS,PD}	Computes approximation of reciprocal with max relative error of 2^{-28} before rounding
∢	VRSQRT28{PS,PD}	Computes approximation of reciprocal square root with max relative error of 2^{-28} before rounding
2-CD	VPCONFLICT{D,Q}	Detect duplicate values within a vector and create conflict-free subsets
AVX512-CD	VPLZCNT{D,Q}	Count the number of leading zero bits in each element
	VPBROADCASTM{B2Q,W2D}	Broadcast vector mask into vector elements

Why True Masking?

Memory fault suppression

- Vectorize code without touching memory that the correspondent scalar code would not touch
 - Typical examples are if-conditional statements or loop remainders
 - AVX is forced to use VMASKMOV*

MXCSR flag updates and fault handlers

 Avoid spurious floating-point exceptions without having to inject neutral data

Zeroing/merging

 Use zeroing to avoid false dependencies in OOO architecture


```
float32 A[N], B[N], C[N];

for(i=0; i<16; i++)
{
    if(B[i] != 0) {
        A[i] = A[i] / B[i];
    else {
        A[i] = A[i] / C[i];
    }
}
```

VMOVUPS zmm2, A
VCMPPS k1, zmm0, B
VDIVPS zmm1 {k1}{z}, zmm2, B
KNOT k2, k1
VDIVPS zmm1 {k2}, zmm2, C
VMOVUPS A, zmm1

Vectorization Analysis for AVX-512 platforms

Running Vectorization Advisor "Survey" analysis on next generation Intel® Xeon Phi (KNL)




No access to AVX-512 Hardware yet? Explore AVX-512 code with Advisor!



- L. Use -axCOMMON-AVX512 -xAVX compilation flags. Compiler will generate two code-paths:
 - AVX-512 code path (not executed on your Xeon/Core machine)
 - AVX(2) code path (executed when run on your Haswell Xeon or earlier)
- Use special mode of Advisor analysis:

Compare AVX and AVX-512 code characteristics on Xeon!

Inserts (AVX2) vs. Gathers (AVX-512)



Threading Advisor XE




Data-Driven <u>Threading</u> Design Intel® Advisor XE – Thread Prototyping

Have you:

- Tried threading an app, but seen little performance benefit?
- Hit a "scalability barrier"? Performance gains level off as you add cores?
- Delayed a release that adds threading because of synchronization errors?

Breakthrough for threading design:

- Quickly prototype multiple options
- Project scaling on larger systems
- Find synchronization errors before implementing threading
- Separate design and implementation -Design without disrupting development



Add Parallelism with Less Effort, Less Risk and More Impact

http://intel.ly/advisor-xe


Check Suitability

Is it fast enough?

Experiment with modeling by changing:


- Number of tasks
- Task duration
- Runtime modeling
- Threading model
- Target system

Instantly see impact on scalability









Quickly Evaluate Design Alternatives

Summary



Back-up

Additional Resources

All links start with: https://software.intel.com/

Learn more about Vectorization Advisor:

https://software.intel.com/en-us/articles/vectorization-advisor-faq https://software.intel.com/en-us/intel-advisor-xe

Vectorization Guide:

https://software.intel.com/articles/a-guide-to-auto-vectorization-with-intel-c-compilers/

Explicit Vector Programming in Fortran:

https://software.intel.com/articles/explicit-vector-programming-in-fortran

Optimization Reports:


https://software.intel.com/videos/getting-the-most-out-of-the-intel-compiler-with-new-optimization-reports

Beta Registration & Download:


https://software.intel.com/en-us/articles/intel-parallel-studio-xe-2016-beta


For Intel® Xeon Phi™ coprocessors, but also applicable:

https://software.intel.com/en-us/articles/vectorization-essential https://software.intel.com/en-us/articles/fortran-array-data-and-arguments-and-vectorization



Recap





AVX: Adding 2 vectors (SP)

Т	4.4	1.1	3.1	-8.5	-1.3	1.7	7.5	5.6
	-0.3	-0.5	0.5	0	0.1	0.8	0.9	0.7
=	4.1	0.6	3.6	-8.5	-1.2	2.5	8.4	6.3

Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2015v, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804