Software for embedded systems

Verification Lab. (Fault coverage)

Samuele Germiniani samuele.germiniani@univr.it

Alessandro Danese alessandro.danese@univr.it

January 25, 2020

Simple-platform case study

How to download the simple platform:

git clone https://github.com/SamueleGerminiani/simple_platform.git

Environment set-up:

- cd simple_platform
- source env_setup.sh

Makefile menu

How to open the Makefile menu (terminal):

- cd questa.simulation
- 2 make

Makefile menu

Once started, the following menu should appear on the terminal

```
USAGE: make RECEPIE TARGET
Author: Alessandro Danese (alessandro.danese@univr.it)
--- RECTPES -----
simulation
              => Performs: clean, compile s, and run s
mining bl master => Performs: clean, and assertion mining for buslayer (master)
mining bl slave 0 => Performs: clean, and assertion mining for buslayer (slave 0)
mining bl slave 1
                      => Performs: clean, and assertion mining for buslayer (slave 1)
mining camellia
                      => Performs: clean, and assertion mining for camellia
mining transmitter
                      => Performs: clean, and assertion mining for transamitter
                      => Performs: clean, and Assertion-based Verification
ΔRV
faultC bl master
                      => Performs: clean, and fault coverage for buslayer (master)
faultC_bl_slave
                      => Performs: clean, and fault coverage for buslayer (slave)
faultC camellia
                      => Performs: clean, and fault coverage for camellia
faultC transmitter
                      => Performs: clean, and fault coverage for transmitter
--- TARGETS -----
 \begin{array}{lll} \mbox{check\_faults} & \mbox{=> Performs: fault-coverage with faults.txt file} \\ \mbox{compile\_s} & \mbox{=> Compilings DUT} \\ \end{array} 
                      => Runs simulation.
run s
--- ADMINISTRATIVE TARGETS ------
heln
       => Displays this message.
      => Removes all intermediate and log files.
```

Force

The command force is a directive requiring the hardware simulator to force a value in a register/signal/port.

```
force <nid> <value>
       [<time> {. <value> <time>}* [-repeat <time>]]
       [-cancel <time>] [-freeze|-deposit] [-drive]
force <nid> -cancel <time>
where 'nid' is a nested identifier (hierarchical path name)
      'value' is the new value to be applied
      'time' is a [@]<number>[.<number>][<unit>]
         '@' identifies an absolute time
         'unit' is one of [ s | ms | us | ns | ps | fs ]
      -repeat <interval>
          repeat the waveform every relative time interval
      -cancel <time>
          release the forced value after the specified time
      -freeze|-deposit
          -freeze: default. Freeze the value to the forced value
          -deposit: value can be overwritten by a subsequent driver transaction
      -drive
          attach a new driver to the signal (VHDL only)
```

Example

Forcing the bit input EN of camellia

- sim1.p.slave_0.camallia_u.EN 1'b0
- sim1.p.slave_0.camallia_u.EN 1'b1

Forcing the third bit of data input array of Transmitter

- sim1.p.slave_1.transmitter.data(2) 1'b0
- sim1.p.slave_1.transmitter.data(2) 1'b1

Fault coverage

How to perform fault coverage with the simple platform.

Example bl_master

- cd sse_lesson4/questa.simulation
- make faultC_bl_master

The command *make faultC_bl_master* injects forces to simulate stuck-at faults. The generated file coverage.txt reports the assertions failed for each injected fault.

Exercise - 1

Fault coverage on all assertions generated in the previous lessons.

- Define a set of fault locations for the components bl_master, wishbone and camellia.
- Insert the set of fault in the correct fault files "faults/bl_master_faults.txt", "faults/wishbone_faults.txt" and "faults/camellia_faults.txt" (one fault for each line).
- No need to define new assertions, all the property are already inserted in the assertion files in "simple_platform/simple_platform.srcs/assertions/*.sv"
- Run a fault coverage analysis for each component to check if all injected faults are covered.
- Repeat steps 2 and 3 until all injected faults are covered by at least an assertion.