Software for embedded systems

Verification Lab. (Assertion mining)

Samuele Germiniani samuele.germiniani@univr.it

Alessandro Danese alessandro.danese@univr.it

January 26, 2021

Simple-platform case study

How to download the simple platform:

 $git\ clone\ https://github.com/SamueleGerminiani/simple_platform.git$

Environment set-up:

- cd simple_platform
- source env_setup.sh

Makefile menu

How to open the Makefile menu (terminal):

- cd questa.simulation
- 2 make

Makefile menu

Once started, the following menu should appear on the terminal

```
USAGE: make RECEPIE|TARGET
Authors: Alessandro Danese (alessandro.danese@univr.it)
        Samuele Germiniani (samuele.germiniani@univr.it)
--- RECIPES -----
simulation
                     => Performs: clean, compile s, and run s
                     => Performs: clean, and assertion mining for buslayer (master)
mining_bl_master
mining_bl_slave_0
                     => Performs: clean, and assertion mining for buslayer (slave_0)
mining_bl_slave_1
                     => Performs: clean, and assertion mining for buslayer (slave_1)
mining camellia
                     => Performs: clean, and assertion mining for camellia
mining transmitter
                     => Performs: clean, and assertion mining for transamitter
                     => Performs: clean, and Assertion-based Verification
ABV
faultC bl master
                     => Performs: clean, and fault coverage for buslaver (master)
faultC bl slave
                     => Performs: clean, and fault coverage for buslaver (slave)
faultC camellia
                     => Performs: clean, and fault coverage for camellia
faultC transmitter
                     => Performs: clean, and fault coverage for transmitter
--- TARGETS -----
                  => Performs: fault-coverage with faults.txt file
check faults
                => Compilings DUT
compile s
run_s
                     => Runs simulation.
--- ADMINISTRATIVE TARGETS ------
help
                     => Displays this message.
clean
                     => Removes all intermediate and log files.
```

Mining assertions for the simple platform

In "simple_platform/mining/a-team/tests/", there are 3 mining configuration files ready to be used:

- bl_master/mining_bl_master.xml
- camellia/mining_bl_master.xml
- serial_transmitter/mining_serial_transmitter.xml

Together with the configuration file there are three additional files:

- trace.variables: it contains the list of variables in the submodule
- trace.mangrove: it contains the values for each variable/signal in the submodule
- < name_of_submodule > .vcd : it contains the vcd of the submodule for the current simulation

Mining assertions for the simple platform

To mine assertions for one of the three submodules, type make *mining_< name_of_submodule >*The command will execute the following operations:

- Compile the simple-platform
- Simulate the simple-platform and generate the vcd file
- Move the vcd file in the correct submodule directory
- Execute the mining for the given submodule

Don't forget to complete the configuration file (.xml file) before executing the mining!

Exercise 1

Read the bus_layer specifications and complete the related xml configuration file with propositions and templates to mine assertions. Answer to the following questions:

- Do the mined assertions resemble what you would have written manually? Why?
- ② Can you think of a way to improve the quality of the mined assertions?

Exercise 2

Read the camellia specifications and complete the related xml configuration file with propositions and templates to mine assertions. If you gave the correct templates and propositions, the mined assertions should look like those written in simple_platform.srcs/assertions/solCamellia.sv

Exercise 3

The serial_transmitter does not have a specification file!

Try to briefly write its specifications, use the other specification files as a guideline.

You can easily do it by inspecting the code and by mining assertions.