



FACULTY OF ENGINEERING
ELECTRONICS & ELECTRICAL
COMMUNICATIONS DEP.



CAIRO
UNIVERSITY

Electronics 201

Project

**Submitted to: Dr. Mohamed youssef
& Eng. Hesham Amin**

Name	Sec	BN
Saleh Ramadan Saleh	2	49
Belal Mohamed Ibrahim	2	2
Tarek Mohamed Sayed	2	52

Problem 1




Fig 1.1

Design Procedure & Simulation results

The relation between Ids and Vgs

For the Enhancement MOSFET shown in figure (2.1), we let $V_{gs}=V_{in}$ and $V_{ds}=V_{out}$ (we notice that $V_s=0$). By fixing the drain-to-source voltage (V_{out}) to 2v. Then by plotting the relation between I_{ds} and V_{in} which is

$$I_{ds} = \mu_n C_{ox} \frac{w}{L} ((V_{gs} - V_{th}) V_{ds} - \frac{V_{ds}^2}{2})$$

we get the curve in figure (2.2) Then we can easily get the threshold voltage V_{th}




figure 2.1 NMOS transistor





figure 2.2 $V_G - I_D$ relation

After simulation on MULTISIM we found that $V_{th} = 0.798$ volts



simulation figure

The relation between I_{ds} and V_{ds}

By making $V_{gs} = 2v$ and plotting the relation between I_{ds} and V_{ds} as illustrated in figure 2.3 . We get the curve shown in figure 2.4 which we will use to calculate $MnCo_x$ and λ




figure 2.4

V_{ds} - I_{ds} curve




figure 2.3

NMOS with V_g = 2v

Calculating the quantity $\mu_n C_{ox}$

$$I_{ds} \approx \mu_n C_{ox} \frac{w}{L} (V_{gs} - V_{th}) V_{ds}$$




figure 2.5


Deep linear (Triode Region)

By differentiating I_{ds} w.r.t V_{ds} we get the conductance (g)

$$g_0 = \frac{\partial I_{ds}}{\partial V_{ds}} = \mu_n C_{ox} \frac{w}{L} (V_{gs} - V_{th})$$

by getting the slope in the deep triode region (where $V_{ds} < 0.1v$)

$$g_0 \approx 665.02 \times 10^{-6} \Omega^{-1}$$



after that we can get $\mu_n C_{ox}$ substituting with $W/L=5$ and $V_{gs}-V_{th} = 1.2v$

$$\mu_n C_{ox} = 1.11 \times 10^{-4}$$

Then we calculate I_{ds} at the edge of saturation from this relation

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2$$

then $I_d = 3.996 \times 10^{-4}$ Ampere

In saturation region we find that there is the channel length modulation effect appears and we I_{ds} relation takes the form

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS}),$$


The slope of this curve gives us $1/R_{ds}$ and then we can calculate λ from the following relation

$$\lambda \approx \frac{1}{R_{ds} I_{ds}}$$

from simulation figure (3) we find that the slope

$$\frac{\partial I_{ds}}{\partial V_{ds}} = \frac{1}{R_{ds}} = 6.871 \times 10^{-6} \Omega^{-1}$$

$$\lambda \approx \frac{1}{R_{ds} I_{ds}} = \frac{6.871 \times 10^{-6}}{3.996 \times 10^{-4}} = 0.0172 V^{-1}$$



simulation figure 3

Discussion of Results and calculations


We notice that $V_{th} = 0.798$ volts which is so close to typical values of threshold voltage. We also noticed that

$$\lambda \approx \frac{1}{R_{ds} I_{ds}} = \frac{6.871 \times 10^{-6}}{3.996 \times 10^{-4}} = 0.0172 V^{-1}$$

which is also in the range of typical values of λ 0.005 to 0.02

Problem 2

Schematic diagram



First from solving the above figure, we begin to deduce a series of equations to represent boundaries of the design

Assume we take some values from problem 1

$$\mu_n C_{ox} = 1.11 \times 10^{-4}$$

$$V_{th} = 0.8 \text{ V}$$

Design corners

a) First from AC analysis

1) We begin by solving to get $R = R_d$ given $WH = 15\text{MHz}$.

$$R_d = \frac{WH}{C_L}$$

$$R_d = 10.6103 \text{ kohm}$$

2) Then we begin to get relations between the other parameters. We get an expression for mid band voltage gain A_v .

$$A_v = gm \times R_d \quad @ \quad A_v \geq 19.9526$$

From above we can deduce a minimum value for gm

$$gm \geq \frac{A_v}{R_d} \geq 1.88055 \text{ mA/V}$$

3) Then we try to get expression for WL.

$$WL = \frac{gm}{C_{in}} = 500\text{Hz}$$

$$C_{in} \geq 598.6 \text{ nFarad}$$

B) from DC analysis we get the following.

4) For the circuit to remain in saturation $V_d \geq V_g - V_{th}$

Where $V_{gs} - V_{th} = V_{eff}$

From givens $I_{DC} \leq 100 \text{ uA}$.

$$V_d = 3 - I_{DC} \times R_d$$

Then by substituting from above:

$$V_{eff} = 0.0643 \text{ volts}$$

5) Getting a relation between gm and I_{DC} .

$$G_m = \sqrt{2 \times \mu_n \text{cox} \frac{w}{l} \times I_{DC}}$$

At minimum gm we can get a relation between I_{DC} and $\frac{w}{l}$.

$$\sqrt{\frac{w}{l} I_{DC}}_{min} = 0.1293368$$

Trials:

Assume $I_{DC} = 67 \mu A$ and $\frac{w}{l} = 300$ (we are above minimum values so it's ok !)

Then $g_m = 2.15 \text{ mA/V}$

$C_{in} = 684.403 \text{ nF}$

Then we get the gm from simulation where $g_m = 2.14208$

Where the error = 0.374%

$V_{eff} = 43.194 \text{ mV}$


$V_{ds} = 2.27 \text{ V}$

$V_{DC} = 0.862 \text{ V}$


1) DC operating point (**$I_D=67\mu A$, $V_{DS}= 2.27\text{volts}$, $V_{eff}=43.19480\text{mV}$, and $V_{DC}=843.19\text{mV}$**)

$g_m = 2.14208 \text{ mA/V}$ (So close to the calculated gm with an error below 1%)

Gm as shown in the figure below.



b) AC analysis frequency response at 1GHz.




Average gain is about 28 db which satisfies the condition $A_v \geq 26$ db

(There is a small error in $F(\text{low})$ (about 4%) due to the neglect of r_0 and other assumptions and approximations

c) R_{in} and R_{out}

To get R_{in} we put a Coupling capacitor ($C=1\text{mF}$) after The input signal To ensure that we are in the bias point at high frequencies then we get it from Multisim using the expression (V_{in}/I_{in}) where V_{in} is the Voltage at the node after this input capacitor ($C=1\text{F}$) to neglect its effect at low frequency which makes R_{in} at low frequency very large




The AC analysis R_{in} vs frequency up to 10 GHz

-


a) $R_{in} = 1/g_m = 370.7371 \text{ ohms}$

Note: At high frequencies (above 1 GHz) parasitic capacitors will shunt R_{in} to zero

- To get R_{out} we put a capacitor ($C=1\text{F}$) in series with an AC voltage source and get R_{out} from the expression $(V_x/I_x=R_{out})$ The following figure shows the circuit after this modification



4) The AC analysis R_{out} vs frequency up to 10 GHz




$R_{out} = R_d = 10.6103 \text{ Kohms}$

At High frequencies parasitic caps and **CL** will shunt R_{out} to zero, that is, it these capacitors will make short circuit in parallel to R_{out} and R_{in} that will shunt them

Transient analysis with $V_{in} = A \cdot \sin(2\pi ft)$

When $A = 10 \text{ mV}$ and $f = 100 \text{ kHz}$ (which means that we are in mid-band so that $A_v = \text{mid-band gain}$ (about 20 in linear

scale and 28 in decibel scale)




This shows the DC + AC components of V_{out} , we note that the amplitude of V_{out} is 200 mV as the average gain is about 20 and the input signal is 10 mV

-The Dc component from DC analysis = 2.27 volts which shifts up the output curve by this offset

transient analysis at $F = 50 \text{ Hz}$


(which means that we are in low frequency that approximates to DC case) gain in this case is about 1.2



We note that the frequency is so low that the Ac components is negligible with respect to the DC component.(RECALL That $V_d = 2.27 \text{ volts}$)

transient analysis with $F = 150 \text{ MHz}$

(here we use high frequency gain which is also so small because of the parasitic capacitors effect . The Ac signal has a small impact and the DC component dominates here as in the ($F=50\text{hz}$) case



Design summary

Parameter	Value
Power	$P = V_{dd} \cdot I_{ds} = 201 \text{ microwatts}$
gm	2.15 mA/V
B.W	14.9995 Mhz
Mid-band gain	28 DB (average)
Veff	0.0682 volts
Rin	$1/g_m = 370 \text{ ohms}$
Rout	$R_d = 10.6103 \text{ Kohms}$
Cin	684.403 nF
Idc	67 uA
Vd (DC component)	2.27 volts