

Digital System Design Applications

Experiment III VARIOUS IMPLEMENTATIONS OF BOOLE FUNCTIONS 2024

In this experiment, different implementation methods of combinational circuits will be covered. Students will realize a Boolean function given in truth table format, then simplify it using Boolean reduction methods. Full gate based, decoder based and multiplexer based realizations will be done in HDL code. Designs will be verified using testbenches and real-time FPGA executions. Routing, timing and placement constraints for a target device will also be introduced.

Objectives

- Learning different realization methods for combinational circuits
- Examining how Xilinx tools handle the synthesis of combinational circuits
- Gaining basic knowledge about XDC based routing, timing and placement constraints
- Using testbenches to perform proper simulations

Requirements

Students are expected to know;

- The basic concept of combinational circuits and Boolean algebra,
- Boolean expression simplification methods.
- How a decoder and a multiplexer operates.

Experiment Report Checklist

1. Realization with SSI Library

- Step-by-step Karnaugh Map simplification of the truth table. Boolean expressions of all outputs in terms of inputs
- Reformatted output expressions and final gate level circuit schematic (Draw it by hand or with a computer program).
- Behavioral simulation console output.
- Explain the arithmetic operation that the Boolean function perform (consider that $\{a,b\}$ and $\{c,d\}$ are 2-bit numbers).
- Include the following items related to **the design with NO TIMING AND LOC CONSTRAINTS**:
 - RTL schematic and Post-Synthesis technology schematic
 - Pad to pad path delays of the implemented design
 - Resource usage table of the implemented design
- Include the following items related to **the TIMING CONSTRAINED design WITHOUT LOC constraints**:
 - Pad to pad path delays of the implemented design
 - Resource usage table of the implemented design
- Include the following items related to **the LOC CONSTRAINED design WITHOUT timing constraints**:
 - Pad to pad path delays of the implemented design
 - Zoomed device layout of your design (only include the places that logic elements are placed - they will be highlighted on the device layout)
- Include the following items related to **the TIMING AND LOC CONSTRAINED design**:
 - Pad to pad path delays of the implemented design
 - Post-implementation timing simulation waveform output
- Comparison of all four designs above, in terms of path delays and placement differences
- Give answers to all questions that are asked within experiment steps, in their related parts within the report text.

2. Realization with Decoder

- 4-to-16 decoder representation of all four-variable minterms
- Sum of product forms of the outputs f_0, f_1, f_2 and f_3
- Behavioral simulation waveform output.
- RTL schematic and Post-Synthesis technology schematic
- Resource usage table of the implemented design
- Pad to pad path delays of the implemented design
- Zoomed device layout of your design (only include the places that logic elements are placed - they will be highlighted on the device layout)

- Comparison of resource usage of Decoder based implementation and SSI based implementation
- Pad to pad path delays of the implemented design, with timing constraint
- Give answers to all questions that are asked within experiment steps, in their related parts within the report text.

3. Realization with MUX

- Circuit schematic of MUX based realization of the truth table (draw by hand or use a computer tool)
- Behavioral simulation waveform output
- RTL schematic and Post-Synthesis technology schematic
- Resource usage table of the implemented design
- Pad to pad path delays of the implemented design
- Zoomed device layout of your design (only include the places that logic elements are placed - they will be highlighted on the device layout)
- Comparison of resource usage of MUX based, decoder based and SSI based implementations
- Pad to pad path delays of the implemented design, with timing constraint
- Comparison of the all three types of realizations in terms of resource usage and path delays.
- Give answers to all questions that are asked within experiment steps, in their related parts within the report text.

4. Research

- The differences between **Behavioral Simulation, Post-Synthesis Functional Simulation, Post-Implementation Functional Simulation and Post-Implementation Timing Simulation**.
- Functionality of **FPGA Design Constraints**. Main types of the design constraints in Xilinx FPGAs.
- **Synthesis Attributes** in FPGA designs. **DONT_TOUCH** and **RAM_STYLE** attributes in Vivado.

-
- **Projects and reports are to be done INDIVIDUALLY. High amounts of points will be deducted from similar works.**
 - **Reports must be written in a proper manner. Divide your text to sections and sub-sections if needed, label your figures and connect your sections with proper explanations of your works. Reports filled with imprecisely placed tables and figures, with no verbal explanations in workflow, will not fare well.**
 - **Check homeworks section in Ninova for submission dates.**

Implementation of Combinational Circuits with SSI and MSI Libraries

1. Create a new Vivado project (see Experiment Sheet 1). Add the SSI and MSI library source files you've written in experiments 1 and 2 (SSI_Library.v and MSI_Library.v) into your project. In the "Add or Create Design Sources" window, make sure that "Copy sources into project" option is selected.
2. Then, create a new Verilog file named **three_different_methods.v** in your project. Clear all of the automatically generated template code in this file to make it blank. This file will hold three different modules, each realizing a given Boolean function in a specific way. **The Boolean function in question can be found at Ninova "truth_table.png"**. Note that the function has four outputs (f_3, f_2, f_1, f_0) and four inputs (a, b, c, d).

Realization with SSI Library

1. At the first step, each four output are needed to be derived as Boolean expressions, in terms of given inputs. Achieve this by applying Karnaugh Maps simplification on the given function.
2. Try to simplify your results by converting the realization into **logic gates** (Hint: try to use XOR operations if needed). Note that your library consist of two-input gates, so get your expressions to an according form. Add your reformatted results and your final hand-drawn gate-level circuit schematic to your report. Label the gates and nets on your drawing in order to make coding easier.
3. Create a module named **with_SSI.v** in your **three_different_methods.v** file. This module should have four 1-bit inputs named a, b, c, d and four 1-bit outputs named f_3, f_2, f_1, f_0 , in order to be consistent with the given truth table. Write a Verilog code for your circuit by using the **elements of your SSI library**.
4. Download the testbench file provided in Ninova "**experiment3_tb.v**". Add it to your project as a simulation source. Perform a behavioral simulation using this testbench. You should see the generated outputs that are relevant to your inputs at the bottom of the screen (the simulator Tcl console). Show that these outputs are consistent with the given truth table.
5. Consider that the inputs $\{a, b\}$ and $\{c, d\}$ represent 2-bit numbers in the truth table. In this case, which arithmetic operation does the Boolean function perform? Explain briefly.
6. Create a constraint file in your project, using the master constraint file of your board as basis. Connect your **a, b, c, d** inputs to switches **SW3, SW2, SW1, SW0** respectively. Also, connect your outputs **f3, f2, f1, f0** to LED outputs **LED3, LED2, LED1, LED0** respectively.
7. **Synthesize** your design, obtain **RTL** and post-synthesis **Technology** schematics and add them to your report.
8. Implement your design. Once it's done, obtain **path** delays related to your circuit, by running "Report Timing" command (remember to mark "Report Datasheet" checkbox), under Reports menu. Obtain the resource usage (number of used LUTs, I/Os etc.) by running "Report Utilization" command of your design. Add them to your report.

9. Add a **set_max_delay** constraint to the .xdc file to try limiting the maximum path delay of your design to be 9 nanoseconds. Re-implement the design and run "Report Timing" command again. Did the constrained implementation achieve its goal? What differences are seen between constrained and non-constrained device overviews? Obtain the resource usage (number of used LUTs, I/O's etc.) of your design. Comment on your observations.
10. Comment out the "set_max_delay" constraint from your .xdc file. Try to spread your design across logic slices named "SLICE_X12Y67", "SLICE_X12Y66", "SLICE_X13Y67" and "SLICE_X14Y64"; using **LOC constraints**. Obtain your LUT cell names from your netlist (or you can type in "get_cells" command on Tcl console), to be used with "get_cells" attribute of LOC constraints. Implement your constrained design and observe the device layout (Click "Open Implemented Design" command on the left side, if the "Device" tab does not appear in your working space.) to see where your design is physically placed. In device layout, zoom in to the region that contains your design, and add it to your report. Confirm that the cells have been placed to the locations you've specified. Get the path delays of this implementation.
11. Keep the LOC constraints in your .xdc file, and uncomment the "set_max_delay" constraint to enable it again. Implement the design and observe the path delays of this implementation. Observe if the tool managed to meet all of the design constraints you specified. Consider all four implementations you've done so far (no constraints, time constraint only, location constraint only, and both time and location constrained). Which one gave the best results in terms of combinational delay? Does placement and routing affect combinational delay? Based on your results, write down your conclusions in your report.
12. Perform a **Post-Implementation Timing Simulation** on your latest implemented design, by right-clicking to "Run simulation" command under Flow Navigator. Use the same testbench again (experiment3_tb.v). What are the distinctive differences between post-Implementation timing simulation and behavioral simulation?
13. Generate **.BIT file** and program your FPGA. Show that your circuit works as expected, by trying all possible input combinations with switches and observing the LEDs.

Synthesizing with Decoder

1. Open your Verilog source file, **three_different_methods.v**, and define a new module named **with_decoder** (do not delete "with_SSI" module, just create a second one). Its input and output names and properties are going to be same with "with_SSI" module. This module will perform the DECODER based realization of the same truth table that's used in previous step.
2. Draw a 4-to-16 decoder schematic and show how all possible **four-variable minterms** can be represented on this. Include this drawing in your report.
3. Define the logical functions f0, f1, f2 and f3 in **sum of products** form, using the same truth table. Add it to your report.
4. Based on your DECODER minterm setup and f0, f1, f2 and f3 expressions, write a Verilog code for your circuit using the instances of your MSI_library element, DECODER; and SSI_library element, OR.

5. From the source tab, set "with_decoder" module as your top module. Then, change the instance named "UUT" (as in Unit Under Test) in your current testbench file **experiment3_tb.v** with **with_decoder** (should be with_SSI from before) and perform a behavioral simulation. Verify that your circuit gives the correct results for all possible inputs. Add the waveform to your report.
6. Comment out all timing and location constraints in your .xdc file (only keep I/O constraints). Implement the design, add RTL schematic, technology schematic and pad to pad timing information to your report.
7. Go into the "Device" overview of your FPGA. Zoom in to the design layout and observe the placed design. Are there any differences in used cell types?
8. Obtain the resource usage (number of used LUTs, I/Os etc.) of your design. Compare the resource usage of DECODER based design and previous SSI based design. Comment on the resource usage differences.
9. Implement the circuit again using 6ns max delay constraint. Add pad to pad timing information to your report.
10. Generate BIT file and program your FPGA. Show that your circuit works as expected.

Synthesizing with MUX

1. Open your Verilog source file, **three_different_methods.v**, and define a new module named **with_MUX** (do not delete previously defined modules from this file, just create a third one). Its input-output names and properties are going to be same with "with_SSI" and "with_decoder" modules. This module will hold the MUX based realization of the same truth table that's used in previous steps.
2. You will use four multiplexers for generating f3, f2, f1, f0 outputs. For this purpose, connect **a**, **c** inputs to select bits of multiplexers, where "a" is the most significant bit and "c" is the least.
3. Using the setup explained in the previous step, draw the MUX based circuit schematic that realizes the given truth table and add it to your report.
4. Based on the hand-drawn schematic, write a Verilog code for the MUX based realization by using your SSI and MSI libraries.
5. Open your testbench file, **experiment3_tb.v**, and change the instance named "uut" with **with_MUX** (should be with_decoder from before) and perform a behavioral simulation. Verify that your circuit gives the correct results for all possible inputs. Add the waveform to your report.
6. Comment out all timing and location constraints in your .xdc file (only keep I/O constraints). Implement the design, add RTL schematic, technology schematic and pad to pad timing information to your report.
7. Go into the "Device" overview of your FPGA. Zoom in to the design layout and observe the placed design. Are there any differences in used primitive types?
8. Obtain the resource usage (number of used LUTs, I/Os etc.) of your design. Compare the resource usage of MUX based design with DECODER based design and SSI based design. Comment on the resource usage differences.

9. Implement the circuit again using 6ns max delay constraint. Add pad to pad timing information to your report.
10. Generate BIT file and program your FPGA. Show that your circuit is working correctly.
11. Consider the three realizations you've done in this experiment. Compare all of them in terms of resource usage and path delays. Is there any trade-offs between these designs?

Research

1. What are the differences between **Behavioral Simulation, Post-Synthesis Functional Simulation, Post-Implementation Functional Simulation and Post-Implementation Timing Simulation**.
2. What is the function of **FPGA Design Constraints**? What are the main types of the design constraints in Xilinx FPGAs? Explain briefly.
3. What is the role of **Synthesis Attributes** in FPGA designs? Explain the **DONT_TOUCH** and **RAM_STYLE** attributes in Vivado (from Xilinx User Guides). How these attributes can be used in RTL codes and what are their effects in synthesis step?

References:

1. Xilinx ISim User Guide (UG660)
2. Xilinx Vivado Design Suite Tutorial: Using Constraints (UG945)
3. Vivado Design Suite Properties Reference Guide (UG912)
4. <https://docs.xilinx.com/r/2021.2-English/ug835-vivado-tcl-commands>