

DIGITAL SYSTEM DESIGN APPLICATION

EHB436E CRN: 11280

Salih Ömer Ongün 040220780

Experiment 4

HALF ADDER

Design Sources

Half Adder design source code

```
module HA
(
    input x,
    input y,
    output cout,
    output sum
);
    assign sum = x ^ y;
    assign cout = x & y;
endmodule
```

Simulation Sources

Half Adder simulation source codes

```
module HA_tb();
    reg X= 1'b0;
    reg Y= 1'b0;
    wire COUT;
    wire SUM;
    HA uut
    (
        .x(X),
        .y(Y),
        .cout(COUT),
        .sum(SUM)
    );
    initial
    begin
        X = 0;
        Y = 0;
        #10;
        X = 0;
        Y = 1;
        #10;
        X = 1;
        Y = 0;
        #10;
        X = 1;
        Y = 1;
        #10;
        $finish;
endmodule
```

Simulation Wave

Behavioral simulation wave screenshot

									40.000 ns
Name	Value	0.000 ns	5.000 ns	10.000 ns	15.000 ns	20.000 ns	25.000 ns	30.000 ns	35.000 ns
₩X	1								
ΨY	1								
¹⁸ COUT	1								
18 SUM	0								

As seen in the simulation, the module works as it should. Sum bit has logic 1 value if one of two inputs has logic 1 value. Cout has logic 1 value if two bit have logic 1 value.

FULL ADDER

Design Sources

Full Adder design source code

```
module FA
    input x,
    input y,
    input cin,
    output cout,
output sum
    wire hal sum, hal cout,
ha2 cout;
    HA half1
      .x(x),
      .y(y),
      .sum(ha1_sum),
      .cout(ha1_cout)
    HA half2
        .x(ha1_sum),
        .y(cin),
         .sum(sum),
        .cout(ha2_cout)
    OR or1
    .11(ha1_cout),
    .12 (ha2 cout),
    .0(cout)
endmodule
```

Simulation Sources

Full Adder simulation source codes

```
module FA_tb();
    reg Y= 1'b0;
reg CIN= 1'b0;
    wire COUT;
wire SUM;
     FA uut
         .x(X),
         .y(Y),
         .cin(CIN),
         .cout(COUT),
          .sum(SUM)
    initial
    begin

    X = 0;

    Y = 0;

    CIN = 0;
          #10;
         X = 0;
         Y = 0;
         CIN = 1;
          #10;
         X = 0;
         Y = 1;
         CIN = 0;
          #10;
         X = 0;


Y = 1;
         CIN = 1;
          #10;
         X = 1;

Y = 0;
         CIN = 0;
          #10;
         X = 1;

Y = 0;
         CIN = 1;
          #10;
         X = 1;
         Y = 1;
         CIN = 0;
          #10;
          X = 1;
         Y = 1;
CIN = 1;
          #10;
          $finish;
    end
endmodule
```

Simulation Wave

Behavioral simulation wave screenshot



As seen in the simulation, the module works as it should. Sum bit has logic 1 value if one of three (X, Y, CIN) inputs has logic 1 value. Cout has logic 1 if two of three (X, Y, CIN) inputs has logic 1 value. If all inputs have logic 1 values, then both outputs have logic 1 values.

RIPPLE CARRY ADDER

Design Sources

Ripple Carry Adder design source code

```
module RCA
    input [3:0] x,
    input [3:0] y,
    input cin,
    output cout,
    output [3:0] sum
    wire cout1,cout2,cout3;
    FA fal
        .x(x[0]),
.y(y[0]),
         .cin(cin),
         .sum(sum[0]),
         .cout(cout1)
    );
    FA fa2
         .x(x[1]),
         .y(y[1]),
         .cin(cout1),
        .sum(sum[1]),
         .cout(cout2)
    );
    FA fa3
        .x(x[2]),
.y(y[2]),
         .cin(cout2),
         .sum(sum[2]),
         .cout (cout3)
    );
    FA fa4
         .x(x[3]),
         .y(y[3]),
         .cin(cout3),
         .sum(sum[3]),
         .cout (cout)
    );
endmodule
```

Simulation Sources


Ripple Carry Adder simulation source codes

```
module RCA_tb();
      reg [3:0] X= 4'b0;
reg [3:0] Y= 4'b0;
reg CIN= 1'b0;
wire COUT;
wire [3:0] SUM;
      RCA uut
       (
              .x(X),
             .y(Y),
.cin(CIN),
              .cout (COUT),
              .sum(SUM)
      );
       initial
      begin
             X = 4'b0000;
Y = 4'b0000;
CIN = 0;
             #10;
             X = 4'b0000;
Y = 4'b0000;
CIN = 1;
#10;
             X = 4'b0001;
Y = 4'b0010;
CIN = 0;
              #10;
             X = 4'b0011;
Y = 4'b0011;
CIN = 0;
              #10;
             X = 4'b0100;
Y = 4'b0100;
CIN = 0;
              #10;
             X = 4'b1000;

Y = 4'b1000;
              CIN = 0;
              #10;
             X = 4'b1001;
Y = 4'b1011;
CIN = 0;
              #10;
             X = 4'b1100;
Y = 4'b1010;
              CIN = 0;
              #10;
              X = 4'b1100;
Y = 4'b1010;
CIN = 1;
              #10;
             X = 4'b1111;
Y = 4'b1111;
CIN = 1;
#10;
              $finish;
endmodule
```

Simulation Wave

Behavioral simulation wave screenshot



Ripple Carry Adder has the same working principle as Full Adder. It have three inputs (X, Y, CIN) and two outputs (COUT, SUM). The main difference between the two modules is that Ripple Carry Adder has multiple bit inputs and outputs. Therefore, it uses 4 Full Adder for the module. As seen in the simulation, the module works as it should. If sum of X, Y and CIN have more than 15, COUT has logic 1 values. Because SUM has a 4- bit representation.

PARAMETRIC RIPPLE CARRY ADDER

Design Sources

Parametric Ripple Carry Adder design source code

```
module parametric RCA #(parameter SIZE = 8)
    input [SIZE-1:0] x,
    input [SIZE-1:0] y,
    input cin,
    output cout,
    output [SIZE-1:0] sum
);
    wire [SIZE:0] cout_gen;
    assign cout gen[0] = cin;
    genvar i;
    generate
        for(i = 0; i<SIZE; i = i+1) begin :</pre>
gen full_adder
            FA gen_full
                 x[i],
                 y[i],
                 cout_gen[i],
                 cout_gen[i+1],
                 sum[\bar{i}]
        end
    endgenerate
    assign cout = cout gen[SIZE];
endmodule
```

Simulation Sources


Parametric Ripple Carry Adder simulation source codes

```
module parametric RCA tb();
parameter SIZE = 8;
    reg [SIZE-1:0] X;
   reg [SIZE-1:0] Y;
reg CIN;
    wire COUT;
    wire [SIZE-1:0] SUM;
    parametric_RCA #(.SIZE(SIZE))
uut
        .x(X),
        .y(Y),
        .cin(CIN),
        .cout (COUT) ,
        .sum(SUM)
    );
    initial
    begin
        X = 8'b00000000;
        Y = 8'b00000000;
        CIN = 0;
        #10;
        X = 8'b00000000;
        Y = 8'b00000000;
        CIN = 1;
        #10;
        X = 8'b00000001;
        Y = 8'b00000011;
        CIN = 0;
        #10;
        X = 8'b00001000;
        Y = 8'b00001000;
        CIN = 0;
        #10;
        X = 8'b00001100;
        Y = 8'b00001011;
        CIN = 0;
        #10;
        X = 8'b00010000;
        Y = 8'b00011011;
        CIN = 0;
        #10;
```

```
X = 8'b001001100;
        Y = 8'b01001011;
        CIN = 0;
         #10;
        X = 8'b10000000;
        Y = 8'b10000000;
        CIN = 0;
        #10;
        X = 8'b01001100;
        Y = 8'b00101011;
        CIN = 0;
        #10;
        X = 8'b111111111;
        Y = 8'b111111111;
        CIN = 0;
        #10;
        X = 8'b11111111;
Y = 8'b11111111;
        CIN = 1;
         #10;
        $finish;
    end
endmodule
```


Simulation Wave

Behavioral simulation wave screenshot




As seen in the simulation, the module works as it should. The main difference between Ripple Carry Adder and Parametric Ripple Carry Adder is their use of parameters. Therefore, users design any number of bits adder design. SIZE parameter is 8 for the design. If sum of X, Y and CIN have more than 255, COUT has logic 1 values.


RTL Schematic



Technology Schematic




Utilization Report




8 LUT's is used in the design.

Timing Report

	0				
From Port	To Port	Max Delay	Max Process Corner	Min Delay	Min Process Corner
		12.312	SLOW	3.884	FAST
	≪ sum[0]	8.627	SLOW	2.615	FAST
	≪ sum[1]	8.609	SLOW	2.588	FAST
	≪ sum[2]	9.840	SLOW	3.030	FAST
	≪ sum[3]	9.616	SLOW	2.891	FAST
	≪ sum[4]	10.341	SLOW	3.166	FAST
	≪ sum[5]	11.184	SLOW	3.469	FAST
	≪ sum[6]	11.939	SLOW	3.751	FAST
	≪ sum[7]	11.930	SLOW	3.755	FAST
		12.525	SLOW	4.025	FAST
	√ sum[0]	9.321	SLOW	2.882	FAST
	√ sum[1]	8.854	SLOW	2.723	FAST
	√ sum[2]	10.053	SLOW	3.170	FAST
≫ x[0]	≪ sum[3]	9.829	SLOW	3.032	FAST
≫ x[0]	≪ sum[4]	10.554	SLOW	3.306	FAST
≫ x[0]	≪ sum[5]	11.397	SLOW	3.610	FAST
≫ x[0]	√ sum[6]	12.152	SLOW	3.891	FAST
≫ x[0]	√ sum[7]	12.143	SLOW	3.896	FAST
		12.723	SLOW	4.041	FAST
	√ sum[1]	9.018	SLOW	2.744	FAST
	√ sum[2]	10.251	SLOW	3.187	FAST
	√ sum[3]	10.027	SLOW	3.049	FAST
	≪ sum[4]	10.752	SLOW	3.323	FAST
	≪ sum[5]	11.595	SLOW	3.627	FAST
	≪ sum[6]	12.350	SLOW	3.908	FAST
	≪ sum[7]	12.340	SLOW	3.913	FAST
▶ x[2]		11.110	SLOW	3.482	FAST
	√ sum[2]	8.886	SLOW	2.739	FAST
	≪ sum[3]	8.416	SLOW	2.489	FAST







There are maximum delays between the input paths y and output paths count. The greatest delay is between y[0] and the cout path.

PARAMETRIC CARRY LOOKAHEAD ADDER

Design Sources

Parametric Carry Lookahead Adder design source code

```
module CLA #(parameter SIZE = 8)
    input [SIZE-1:0] x,
    input [SIZE-1:0] y,
    input cin,
    output cout,
    output [SIZE-1:0] s
);
    wire [SIZE:0] p;
    wire [SIZE:0] g;
    wire [SIZE+1:0] c;
    assign c[0] = cin;
    genvar i;
    genvar j;
    generate
        for(i = 0; i<SIZE; i = i+1) begin: gen_p_g</pre>
            assign p[i] = x[i] ^ y[i];
            assign g[i] = x[i] & y[i];
    endgenerate
    generate
        for(j = 0; j \le SIZE+1; j = j+1) begin : gen c
            assign c[j+1] = g[j]|(p[j] & c[j]);
        end
    endgenerate
    assign cout = c[SIZE];
    generate
        for(j = 0; j<SIZE; j = j+1) begin: gen_s</pre>
              assign s[j] = p[j] ^ c[j];
        end
    endgenerate
endmodule
```

Simulation Sources

Parametric Carry Lookahead Adder simulation source codes

```
module CLA tb();
parameter SIZE = 8;
    reg [SIZE-1:0] X;
    reg [SIZE-1:0] Y;
    reg CIN;
    wire COUT;
    wire [SIZE-1:0] S;
    CLA #(.SIZE(SIZE)) uut
        .x(X),
        .y(Y),
        .cin(CIN),
        .cout (COUT),
        .s(S)
    );
    initial
    begin
       X = 8'b00000000;
        Y = 8'b00000000;
        CIN = 0;
        #10;
        X = 8'b00000000;
        Y = 8'b00000000;
        CIN = 1;
        #10;
        X = 8'b00000001;
Y = 8'b00000011;
        CIN = 0;
        #10;
        X = 8'b00001000;
        Y = 8'b00001000;
        CIN = 0;
        #10;
        X = 8'b00001100;
        Y = 8'b00001011;
        CIN = 0;
        #10;
        X = 8'b00010000;
        Y = 8'b00011011;
        CIN = 0;
        #10;
        X = 8'b001001100;
        Y = 8'b01001011;
        CIN = 0;
        #10;
        X = 8'b10000000;
        Y = 8'b10000000;
        CIN = 0;
        #10;
        X = 8'b01001100;
        Y = 8'b00101011;
        CIN = 0;
        #10;
```

```
X = 8'b11111111;
Y = 8'b11111111;
CIN = 0;
#10;

X = 8'b11111111;
Y = 8'b11111111;
CIN = 1;
#10;
$finish;
end
endmodule
```


Simulation Wave

Behavioral simulation wave screenshot


												110.000 ns
Name	Value	0.000 ns	10.000 ns	20.000 ns	30.000 ns	40.000 ns	50.000 ns	60.000 ns	70.000 ns	80.000 ns	90.000 ns	100.000 ns
> ₩ X[7:0]	255		0	1	8	12	16	76	128	76		255
> ₩ Y[7:0]	255		0	3	8	11	27	75	128	43		255
¹ CIN	1											
¹⊌ cout	1											
∨ ™ S[7:0]	255	0	1	4	16	23	43	151	0	119	254	255
¹ [7]	1											
¼ [6]	1											
₩ [5]	1											
¹ [4]	1											
¼ [3]	1											
™ [2]	1											
¼ [1]	1											
™ [0]	1											

As seen in the simulation, the module works as it should. There are not any differences between parametric ripple carry adder with parametric carry lookahead adder between results. There are differences in the algorithm for these two adders.


RTL Schematic




Technology Schematic





Utilization Report



Timing Report







y[5]	≪ s[5]	9.304	SLOW	2.887	FAST
y[5]	√ s[6]	10.061	SLOW	3.166	FAST
y[5]	√ s[7]	10.052	SLOW	3.171	FAST
y[6]		8.778	SLOW	2.613	FAST
y[6]	≪ s[6]	8.395	SLOW	2.466	FAST
y[6]	√ s[7]	8.396	SLOW	2.485	FAST
y[7]		8.351	SLOW	2.487	FAST
▶ y[7]	≪ s[7]	8.003	SLOW	2.354	FAST

There are maximum delays between the input paths y and output paths count. The greatest delay is between y[0] and the cout path. Carry Lookahead Adder calculates all results almost simultaneously. On the contrary, Ripple Carry Adder performs parallel computation, for subsequent computations it must wait for the previous computation to finish. There are not any differences for delay time for this code. However, had their input been greater, perhaps we would have achieved different results.

BEHAVIORAL ADDER

Design Sources

Behavioral Adder design source code

```
module Behav_adder #(parameter SIZE = 8)
(
    input [SIZE-1:0] x,
    input [SIZE-1:0] y,
    output cout,
    output [SIZE-1:0] sum
);
    assign {cout,sum} = x + y;
endmodule
```

Simulation Sources


Behavioral Adder simulation source codes

```
module Behav_adder_tb();
parameter SIZE = 8;
    reg [SIZE-1:0] X;
    reg [SIZE-1:0] Y;
   wire COUT;
   wire [SIZE-1:0] SUM;
    Behav adder #(.SIZE(SIZE)) uut
        .x(X),
        .y(Y),
        .cout (COUT),
        .sum(SUM)
    );
    initial
   begin
       X = 8'b000000000;
        Y = 8'b000000000;
        X = 8!b000000000:
        Y = 8'b000000000;
        #10;
        X = 8'b00000001;
        Y = 8'b00000011;
        #10;
        X = 8'b00001000;
        Y = 8'b00001000;
        #10;
```

```
X = 8'b00001100;
        Y = 8'b00001011;
        #10;
        X = 8'b00010000;
        Y = 8'b00011011;
        #10;
        X = 8'b001001100;
        Y = 8'b01001011;
        #10;
        X = 8'b10000000;
        Y = 8'b10000000;
        #10;
        X = 8'b01001100;
        Y = 8'b00101011;
        #10;
        X = 8'b111111111;
        Y = 8'b111111111;
        #10;
        X = 8'b111111111;
        Y = 8'b111111111;
        #10;
        $finish;
endmodule
```


Simulation Wave

Behavioral simulation wave screenshot




As seen in the simulation, the module works as it should. There are not any differences between parametric ripple carry adder with behavioral adder between results. There are differences in the algorithm for these two adders.


RTL Schematic




Technology Schematic



Utilization Report



Timing Report



From Port	To Port	Max Delay	Max Process Corner	Min Delay	Min Process Corner
	cout	8.033	SLOW	2.495	FAST
		7.609	SLOW	2.541	FAST
		7.828	SLOW	2.431	FAST
		8.097	SLOW	2.523	FAST
		7.805	SLOW	2.428	FAST
		7.914	SLOW	2.471	FAST
	cout	7.652	SLOW	2.452	FAST
		7.054	SLOW	2.362	FAST
		7.388	SLOW	2.391	FAST
		7.314	SLOW	2.355	FAST
		7.408	SLOW	2.394	FAST
	cout	8.056	SLOW	2.432	FAST
		7.577	SLOW	2.538	FAST
		7.733	SLOW	2.338	FAST
		7.828	SLOW	2.377	FAST
	cout	7.675	SLOW	2.456	FAST
		7.172	SLOW	2.384	FAST
		7.311	SLOW	2.391	FAST
		7.748	SLOW	2.391	FAST
		7.277	SLOW	2.411	FAST
	cout cout	7.997	SLOW	2.647	FAST
		7.444	SLOW	2.505	FAST
		7.635	SLOW	2.563	FAST
		7 774	- CLOUL		_F.A.C.T

From Port	To Port	Max Delay	Max Process Corner	Min Delay	Min Process Corner
		7.800	SLOW	2.601	FAST
		7.792	SLOW	2.583	FAST
		8.061	SLOW	2.675	FAST
		7.769	SLOW	2.580	FAST
		7.878	SLOW	2.623	FAST
	cout	8.236	SLOW	2.722	FAST
		7.660	SLOW	2.594	FAST
		8.025	SLOW	2.674	FAST
		8.055	SLOW	2.679	FAST
		8.031	SLOW	2.658	FAST
	sum[5]	8.300	SLOW	2.750	FAST
		8.008	SLOW	2.655	FAST
		8.117	SLOW	2.698	FAST
		8.064	SLOW	2.669	FAST
		7.674	SLOW	2.575	FAST
		7.748	SLOW	2.593	FAST
		7.859	SLOW	2.605	FAST
		8.128	SLOW	2.697	FAST
		7.836	SLOW	2.602	FAST
		7.946	SLOW	2.645	FAST
		7.712	SLOW	2.542	FAST
		7.289	SLOW	2.430	FAST
		7.507	SLOW	2.478	FAST
			- CLOUT		FACT

sum[5]	7.776	SLOW	2.570	FAST
sum[6]	7.484	SLOW	2.475	FAST
sum[7]	7.594	SLOW	2.518	FAST
cout	8.078	SLOW	2.671	FAST
sum[4]	7.480	SLOW	2.510	FAST
sum[5]	7.814	SLOW	2.601	FAST
sum[6]	7.740	SLOW	2.572	FAST
sum[7]	7.834	SLOW	2.610	FAST
cout	8.093	SLOW	2.670	FAST
sum[5]	7.614	SLOW	2.556	FAST
sum[6]	7.770	SLOW	2.575	FAST
sum[7]	7.865	SLOW	2.613	FAST
cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout cout c	7.741	SLOW	2.564	FAST
sum[6]	7.238	SLOW	2.423	FAST
sum[7]	7.377	SLOW	2.474	FAST
cout	7.646	SLOW	2.542	FAST
sum[7]	7.175	SLOW	2.415	FAST

There are different algorithms. Vivado includes these algorithms. If we apply any of these algorithms, Vivado will perform the design with the algorithms we applied. If we use arithmetic operators like add (+) for input, Vivado will choose the most optimal algorithm. The algorithm has optimum delay, power usage and resource usage for our code. Therefore, Behavioral Adder has the minimum delays in all paths. It uses fewer I/O ports than other algorithms.

DONT_TOUCH Implementation

Design Source Code

```
(* DONT_TOUCH = "yes" *)
module Behav_adder #(parameter SIZE = 8)
(
    input [SIZE-1:0] x,
    input [SIZE-1:0] y,
    output cout,
    output [SIZE-1:0] sum
);
    assign {cout,sum} = x + y;
endmodule
```

Behavioral Adder


There are not any differences in RTL and Technology Schematics between with and without "DONT_TOUCH". They have same delays and resource usage. A small number of inputs may have resulted in the same results. If we will have greater input, we can see effect of "DONT TOUCH".


RCA

With DONT TOCUH

ation	Post-Syr	thesis Post-	Implementation	From Port	To Port	Max Delay	Max Process Corner	Min Delay	Min Proc
		Graph Table		□ cin		8.489	SLOW	2.915	FAST
			Graphi Table		sum[0]	6.409	SLOW	2.181	FAST
Resource	Utilization	Available	Utilization %	□ cin		7.656	SLOW	2.608	FAST
_UT	8	32600	0.02	□ cin		8.026	SLOW	2.734	FAST
0	14	210	6.67	□ cin		8.366	SLOW	2.857	FAST
,	17	210	0.07		cout	8.876	SLOW	3.027	FAST
					sum[0]	6.881	SLOW	2.317	FAST
						8.043	SLOW	2.720	FAST
					sum[2]	8.412	SLOW	2.846	FAST
					sum[3]	8.753	SLOW	2.969	FAST
							61.614		F 4 6 T

Without DONT_TOCUH





There are differences between with and without DONT_TOUCH. Without DONT_TOUCH implementation have less delays and less resource usage.

CLA

Without DONT TOUCH

Utilization	tilization Post-Synthesis Post-Implementation								
		(Graph Table						
Resource	Utilization	Available	Utilization %						
LUT	8	32600	0.02						
IO	26	210	12.38						
Ю	26	210	12.38						

With DONT_TOUCH

Utilization	Post-Syn	thesis Post-	Implementation
		(Graph Table
Resource	Utilization	Available	Utilization %
LUT	33	32600	0.10
Ю	26	210	12.38

There aren't any significant differences in terms of delay for with and without DON'T_TOUCH CLA implementation. However, there are big differences in terms of resource usage. Without the DON'T_TOUCH implementation, much less resources are used.

ADDER – SUBTRACTOR CIRCUIT

Design Sources


Adder – Subtractor Circuit design source code

Simulation Sources


Adder – Subtractor Circuit simulation source code

```
module Add_Sub_tb();
    reg [3:0] A= 4'b0;
    reg [3:0] B= 4'b0;
reg CIN= 1'b0;
    wire COUT;
    wire [3:0] SUM;
    wire OVERFLOW;
    Add_Sub uut
         .A(A),
        .B(B),
        .cin(CIN),
        .cout (COUT),
        .overflow(OVERFLOW),
        .sum(SUM)
    );
    integer i;
    integer k;
    integer j;
    initial
    begin
        for(k = 0; k < 2; k = k+1) begin
          CIN = k;
             for(i = -8; i < 8; i = i+1) begin
              A = i;
                 for(j = -8; j < 8; j = j+1) begin
                     B = j;
                      #5;
                 end
             end
        end
        $finish;
    end
endmodule
```


RTL Schematic




Technology Schematic



Utilization Report




Timing Report








Simulation Waves
































RESEARCH


1) DSP Block has different tasks in FPGA. One of them multipliers implementation. Especially, DSP Blocks accelerate and facilitate multiplying. Therefore, multiplication and multiplication related operations are performed in DSP Blocks. If operations cannot be performed in a single DSP Blocks, Vivado use different DSP Blocks or use DSP Blocks and Slice logic together. [1]

```
module DSP_IMP
(
    input clk,
    input [15:0] a,
    input [15:0] b,
    input [15:0] c,
    output [31:0] result
);
    reg [31:0] result_reg;

    always @(posedge clk) begin
        result_reg <= (a * b) + c;
    end

    assign result = result_reg;
endmodule</pre>
```

Example code for usage DSP Blocks



Placement

DSP Blocks accelerate and facilitate multiplying. They use FPGA resources efficiently. They have optimal results in term of power consumption.

2) Fixed point representation is a method used to represent fractional numbers. It is used in DSP operations and arithmetic operations. It has significant advantages compared with other representations for fractional numbers.


It is represented with Qm.n format.

Q: Format of fixed point. M

m: Number of integer bits

n: Number of fractional bits

For Q3.5 format, it have 3 bit integer number, 5 bit fractional number. [2]



5 is integer part

0.5+0.25+0+0+0.03125=0.78125 is fractional part

101.11001 = 5.78125

Fixed point hardware have less complex than floating points. Therefore, it reduces the size of the chip and results in less power consumption. Generally, fixed-point representation uses fewer bits. Therefore, it requires less memory usage. It may increase the speed of FPGA. The size of the chip and the use of less memory can reduce the price of the FPGA. [3]

References

- [1] DSP Block Implementation VivaDo Design Suite User Guide: Synthesis (UG901) Reader AMD Technical Information Portal. (n.d.). https://docs.amd.com/r/en-US/ug901-vivado-synthesis/DSP-Block-Implementation
- [2] Harvie, L. (2024, August 22). How to perform Fixed-Point Arithmetic on an FPGA. *RunTime Recruitment*. https://runtimerec.com/how-to-perform-fixed-point-arithmetic-on-an-fpga/
- [3] Benefits of Fixed-Point Hardware. (n.d.). https://www.mathworks.com/help/fixedpoint/gs/benefits-of-fixed-point-hardware.html