
FUNDAMENTALS OF MODERN VLSI DEVICES

YUAN TAUR

TAK H. NING



CAMBRIDGE
UNIVERSITY PRESS

CONTENTS

<i>Physical Constants and Unit Conversions</i>	<i>page xi</i>
<i>List of Symbols</i>	<i>xiii</i>
<i>Preface</i>	<i>xxi</i>
1 INTRODUCTION	1
1.1 Evolution of VLSI Device Technology	1
1.2 Modern VLSI Devices	4
1.2.1 Modern CMOS Transistors	4
1.2.2 Modern Bipolar Transistors	5
1.3 Scope and Brief Description of the Book	5
2 BASIC DEVICE PHYSICS	9
2.1 Electrons and Holes in Silicon	9
2.1.1 Energy Bands in Silicon	9
2.1.2 n-Type and p-Type Silicon	12
2.1.3 Carrier Transport in Silicon	19
2.1.4 Basic Equations for Device Operation	24
2.2 p-n Junctions	29
2.2.1 Built-in Potential and Applied Potential	29
2.2.2 Abrupt Junctions	31
2.2.3 The Diode Equation	38
2.2.4 Current-Voltage Characteristics	42
2.2.5 Time-Dependent and Switching Characteristics	50
2.2.6 Diffusion Capacitance	57
2.3 MOS Capacitors	58
2.3.1 Surface Potential: Accumulation, Depletion, and Inversion	58

2.3.2	Electrostatic Potential and Charge Distribution in Silicon	63
2.3.3	Capacitances in an MOS Structure	68
2.3.4	Polysilicon Work Function and Depletion Effects	74
2.3.5	MOS Under Nonequilibrium and Gated Diodes	78
2.3.6	Charge in Silicon Dioxide and at the Silicon–Oxide Interface	82
2.3.7	Effect of Interface Traps and Oxide Charge on Device Characteristics	86
2.4	High-Field Effects	90
2.4.1	Impact Ionization and Avalanche Breakdown	90
2.4.2	Band-to-Band Tunneling	94
2.4.3	Tunneling into and Through Silicon Dioxide	95
2.4.4	Injection of Hot Carriers from Silicon into Silicon Dioxide	97
2.4.5	High-field Effects in Gated Diodes	99
2.4.6	Dielectric Breakdown	100
	Exercises	106
3	MOSFET DEVICES	112
3.1	Long-Channel MOSFETs	113
3.1.1	Drain-Current Model	114
3.1.2	MOSFET I – V Characteristics	117
3.1.3	Subthreshold Characteristics	125
3.1.4	Substrate Bias and Temperature Dependence of Threshold Voltage	129
3.1.5	MOSFET Channel Mobility	132
3.1.6	MOSFET Capacitances and Inversion-Layer Capacitance Effect	135
3.2	Short-Channel MOSFETs	139
3.2.1	Short-Channel Effect	139
3.2.2	Velocity Saturation	149
3.2.3	Channel Length Modulation	154
3.2.4	Source–Drain Series Resistance	158
3.2.5	MOSFET Breakdown	160
	Exercises	161

4	CMOS DEVICE DESIGN	164
4.1	MOSFET Scaling	164
4.1.1	Constant-Field Scaling	164
4.1.2	Generalized Scaling	167
4.1.3	Nonscaling Effects	170
4.2	Threshold Voltage	173
4.2.1	Threshold-Voltage Requirement	173
4.2.2	Nonuniform Doping	177
4.2.3	Channel Profile Design	184
4.2.4	Quantum Effect on Threshold Voltage	194
4.2.5	Discrete Dopant Effects on Threshold Voltage	200
4.3	MOSFET Channel Length	202
4.3.1	Various Definitions of Channel Length	202
4.3.2	Extraction of the Effective Channel Length	204
4.3.3	Physical Meaning of Effective Channel Length	211
	Exercises	221
5	CMOS PERFORMANCE FACTORS	224
5.1	Basic CMOS Circuit Elements	224
5.1.1	CMOS Inverters	224
5.1.2	CMOS NAND and NOR Gates	232
5.1.3	Inverter and NAND Layouts	237
5.2	Parasitic Elements	240
5.2.1	Source–Drain Resistance	240
5.2.2	Parasitic Capacitances	244
5.2.3	Gate Resistance	247
5.2.4	Interconnect R and C	250
5.3	Sensitivity of CMOS Delay to Device Parameters	257
5.3.1	Propagation Delay and Delay Equation	257
5.3.2	Delay Sensitivity to Channel Width, Length, and Gate Oxide Thickness	264
5.3.3	Sensitivity of Delay to Power-Supply Voltage and Threshold Voltage	269
5.3.4	Sensitivity of Delay to Parasitic Resistance and Capacitance	272

5.3.5	Delay of Two-Way NAND and Body Effect	275
5.4	Performance Factors of Advanced CMOS Devices	280
5.4.1	SOI CMOS	280
5.4.2	Velocity Overshoot Effect	283
5.4.3	SiGe or Strained Si MOSFET	285
5.4.4	Low-Temperature CMOS	287
	Exercises	290
6	BIPOLAR DEVICES	292
6.1	n-p-n Transistors	292
6.1.1	Basic Operation of a Bipolar Transistor	296
6.1.2	Modifying the Simple Diode Theory for Describing Bipolar Transistors	296
6.2	Ideal Current–Voltage Characteristics	302
6.2.1	Collector Current	304
6.2.2	Base Current	306
6.2.3	Current Gains	309
6.2.4	Ideal I_C – V_{CE} Characteristics	311
6.3	Characteristics of a Typical n-p-n Transistor	312
6.3.1	Effect of Emitter and Base Series Resistances	313
6.3.2	Effect of Base–Collector Voltage on Collector Current	315
6.3.3	Collector Current Falloff at High Currents	320
6.3.4	Nonideal Base Current at Low Currents	323
6.4	Bipolar Device Models for Circuit and Time-Dependent Analyses	328
6.4.1	Basic dc Model	328
6.4.2	Basic ac Model	330
6.4.3	Small-Signal Equivalent-Circuit Model	332
6.4.4	Emitter Diffusion Capacitance	335
6.4.5	Charge-Control Analysis	336
6.5	Breakdown Voltages	342
6.5.1	Common-Base Current Gain in the Presence of Base–Collector Junction Avalanche	342
6.5.2	Saturation Currents in a Transistor	345
6.5.3	Relation between BV_{CEO} and BV_{CBO}	346
	Exercises	347

7	BIPOLAR DEVICE DESIGN	351
7.1	Design of the Emitter Region	351
7.1.1	Diffused or Implanted-and-Diffused Emitter	352
7.1.2	Polysilicon Emitter	353
7.2	Design of the Base Region	354
7.2.1	Relationship Between Base Sheet Resistivity and Collector Current Density	356
7.2.2	Intrinsic-Base Dopant Distribution	357
7.2.3	Electric Field in the Quasineutral Intrinsic Base	359
7.2.4	Base Transit Time	362
7.2.5	SiGe Base	363
7.3	Design of the Collector Region	369
7.3.1	Collector Design When There Is Negligible Base Widening	370
7.3.2	Collector Design When There Is Appreciable Base Widening	372
7.4	Modern Bipolar Transistor Structures	373
7.4.1	Deep-Trench Isolation	374
7.4.2	Polysilicon Emitter	374
7.4.3	Self-Aligned Polysilicon Base Contact	375
7.4.4	Pedestal Collector	375
7.4.5	SiGe-Base Bipolar Transistor	375
	Exercises	376
8	BIPOLAR PERFORMANCE FACTORS	379
8.1	Figures of Merit of a Bipolar Transistor	379
8.1.1	Cutoff Frequency	380
8.1.2	Maximum Oscillation Frequency	382
8.1.3	Ring Oscillator and Gate Delay	383
8.2	Digital Bipolar Circuits	383
8.2.1	Delay Components of a Logic Gate	384
8.2.2	Device Structure and Layout for Digital Circuits	388
8.3	Bipolar Device Optimization for Digital Circuits	389
8.3.1	Design Points for a Digital Circuit	390
8.3.2	Device Optimization When There is Significant Base Widening	391

8.3.3	Device Optimization When There Is Negligible Base Widening	392
8.3.4	Device Optimization for Small Power–Delay Product	396
8.3.5	Bipolar Device Optimization – An Example	397
8.4	Bipolar Device Scaling for ECL Circuits	398
8.4.1	Device Scaling Rules	399
8.4.2	Limits in Bipolar Device Scaling for ECL Circuits	401
8.5	Bipolar Device Optimization and Scaling for Analog Circuits	404
8.5.1	Optimizing the Individual Parameters	405
8.5.2	Technology for Analog Bipolar Devices	407
8.5.3	Limits in Scaling Analog Bipolar Transistors	408
	Exercises	409
Appendix 1	CMOS PROCESS FLOW	414
Appendix 2	OUTLINE OF A PROCESS FOR FABRICATING MODERN n–p–n BIPOLAR TRANSISTORS	418
Appendix 3	EFFECTIVE DENSITY OF STATES	419
Appendix 4	EINSTEIN RELATIONS	422
Appendix 5	ELECTRON-INITIATED AND HOLE-INITIATED AVALANCHE BREAKDOWN	425
Appendix 6	AN ANALYTICAL SOLUTION FOR THE SHORT-CHANNEL EFFECT IN SUBTHRESHOLD	427
Appendix 7	QUANTUM-MECHANICAL SOLUTION IN WEAK INVERSION	434
Appendix 8	DETERMINATION OF EMITTER AND BASE SERIES RESISTANCES	438
Appendix 9	INTRINSIC-BASE RESISTANCE	443
	<i>References</i>	449
	<i>Index</i>	461