NTUEE DCLAB


Lab0: An 8-bit ALU

Dept. of Electrical Engineering, NTU National Taiwan University

Objectives

- In this lab, you will learn
 - How to verify your Verilog HDL
 - How to run the NC-Verilog simulator with test-bench
- Check if you have these files
 - Lab0_alu.v
 - Lab0_alu_tb.v

An 8-bit ALU



Check Verilog Code and Simulation

- Check Verilog Code via NC-Verilog
 - ncverilog Lab0_alu.v
 - NC-Verilog will report your RTL code
 - Ensure there are no errors
- Run simulation with a test bench via NC-Verilog
 - ncverilog Lab0_alu_tb.v +access+r
 - Check if there are any warnings/errors
- Open the waveform

– nWave &

References

◆ NTU VLSI Lab course material, Lab 1, 2014