

NTUEE DCLAB


Lab0: An 8-bit ALU

**Dept. of Electrical Engineering, NTU
National Taiwan University**

Objectives

- ◆ **In this lab, you will learn**
 - How to verify your Verilog HDL
 - How to run the NC-Verilog simulator with test-bench
- ◆ **Check if you have these files**
 - Lab0_alu.v
 - Lab0_alu_tb.v

An 8-bit ALU



| inst_i [2:0] | Operation | Notes |
|--------------|---------------------------|--|
| 000 | Unsigned Addition | $\text{data_o} = \text{data_a_i} + \text{data_b_i}$ |
| 001 | Unsigned Subtraction | $\text{data_o} = \text{data_b_i} - \text{data_a_i}$ |
| 010 | Unsigned Multiplication | $\text{data_o} = \text{data_a_i} * \text{data_b_i}$ |
| 011 | NOT | $\text{data_o} = \sim \text{data_a_i}$ |
| 100 | XOR | $\text{data_o} = \text{data_a_i} \oplus \text{data_b_i}$ |
| 101 | Absolute Value | $\text{Data_o} = \text{data_a_i} $ |
| 110 | Subtraction & Divide by 2 | $\text{data_o} = (\text{data_b_i} - \text{data_a_i}) \gg 1$ |
| 111 | Unused | Unused |

Check Verilog Code and Simulation

- ◆ **Check Verilog Code via NC-Verilog**
 - ncverilog Lab0_alu.v
 - NC-Verilog will report your RTL code
 - Ensure there are no errors
- ◆ **Run simulation with a test bench via NC-Verilog**
 - ncverilog Lab0_alu_tb.v +access+r
 - Check if there are any warnings/errors
- ◆ **Open the waveform**
 - nWave &

References

- ◆ **NTU VLSI Lab course material, Lab 1, 2014**