Report – Lab 1

R13943009 鄭至盛

Overview of the HLS Design:


The C code

The .h file simply defines our top function (multip_2num) & data type (int32_t).

Let's move on to the .cpp file below. At first, the .cpp file defines the top function with 2x int32_t inputs & 1 int32_t output (address). Then, it defines the AXI-Lite interface for IO with pragma & the corresponding control protocol (ap_ctrl_none: eliminating handshake signals). Last, it defines the hardware description (simply multiple the 2 inputs & store them back to the assigned address).


Finally, the tester simply computes different $i \times j$ with multip_2num & pure software. Then it would compare both outputs & determine whether the functional verification is passed.

C-simulation (left) & Co-simulation (right)




C-synthesis

The design is synthesized with clock period=10ns



Generated Waveform


The purple part is the output signal sent to AXI-bus by RTL part.



Overview of the Hardware Wrapper:

Block Diagram

In the block diagram, we can see an AXI peripheral is connected between generated HLS IP (multip_2num_0) & ZYNQ7 Processing System. With the protocol of AXI-Lite, the connection between ZYNQ (Master) & the peripheral is only M00_AXI signals, and the connection between HLS IP (Slave) & the peripheral is the S00_AXI signals.




Verilog Code

The generated Verilog code can be divided into 2 parts. The computation unit is mainly composed of 1 FF & 1 multiplier. On the other hand, the controlling unit deals with the AXI-Lite protocol.

The bit-width of din0, din1, & dout would overwrite to 32, 32, & 64 respectively by its parent.

Hardware Utilization

From the aspect of DSP, the 32x32 multiplier requires 3 DSP48E1 (25x18 for each). On the other hand, the whole HLS IP & the AXI peripheral require $^{\sim}200$ / $^{\sim}400$ FFs respectively.



Under 100MHz clock signals, both setup / hold slack is met.



In the driver files of MISC, we can find the address of different control signals which PYNQ APIs can further exploit.

```
| Note | Part | Note |
```

Overview of the PS-side (PYNQ)

Python code

We can see the Python code simply loads the bitstream file, selects IP, and writes to & reads from the address defined in the driver files.

```
from __future__ import print_function
import sys, os
sys.path.append('/home/xilinx')
os.environ['XILINX_XRT'] = '/usr'
from pyng import Overlay
if __name__ == "__main__":
    print("Entry:", sys.argv[0])
    print("System argument(s):", len(sys.argv))
    print("Start of \"" + sys.argv[0] + "\"")
   ol = Overlay("/home/xilinx/jupyter_notebooks/Multip2Num.bit")
   regIP = ol.multip_2num_0
    for i in range(9):
        print("======="")
        for j in range(9):
            regIP.write(0x10, i + 1)
            regIP.write(0x18, j + 1)
           Res = regIP.read(0x20)
            print(str(i + 1) + " * " + str(j + 1) + " = " + str(Res))
    print("======="")
    print("Exit process")
```

Final results

As shown in the notebook, the computed results from HLS IP are correct.

```
ご Jupyter Multip2Num Last Checkpoint: 3 分種的 (autosaved)
Trusted Python 3 O
                  3
4 # In[ ]:
             7 from __future__ import print_function
                Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py system argument(s): 3 Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py"
                1 * 9 = 9

2 * 1 = 2

2 * 2 = 4

2 * 3 = 6

2 * 4 = 8

2 * 5 = 10

2 * 6 = 12

2 * 7 = 14

2 * 8 = 16

2 * 9 = 18
                Exit process
      In [ ]: 1
```