## 2. Pipelining & Registers

Allow several instructions to be processed simultaneously without having to wait for the previous instructions to be completed

- 1. Instruction Fetch cycle (IF)
- 2. Instruction Decode cycle (ID)
- 3. Operand Fetch cycle (OF)
- 4. Instruction Execution cycle (IE)
- 5. Writeback Result process (WB)

## **Explain what is meant by pipelining:**

- Pipelining is instruction level parallelism
- Execution of an instruction is split into a number of stages
- When the first stage for an instruction is completed, the first stage of next instruction can start executing
- Another instruction can start executing before the previous one is finished
- Processing a number of instructions can be concurrent/simultaneous

Clock cycles 9 1 2 3 5 6 7 8 4 10 IF A B C F D E Processor stages F ID A B C D E OF B D E F A C ΙE A C D E F B WB A B C D E

Figure 15.1

]