

# lab 2

1. FSR usage
2. bubble sort
3. binary search

Some SFRs related to pointer FSRx (x for 0~2)

- INDFx : 指針不變，對指向的記憶體位置進行操作
- POSTINCx : 對指向的記憶體位置進行操作後，指針 + 1
- POSTDECx : 對指向的記憶體位置進行操作後，指針 - 1
- PREINCx : 指針 + 1 後，對指向的記憶體位置進行操作
- PLUSWx : 指針 + WREG = 新的記憶體位置後，對指向的記憶體位置進行操作

Sample code:

```
1  #INCLUDE <p18f4520.inc>
2  CONFIG OSC = INTIO67
3  CONFIG WDT = OFF
4  org 0x00 ; PC = 0x00
5  setup1:
6  LFSR 0, 0x000 ; FSR0 point to 0x000
7  LFSR 1, 0x010 ; FSR1 point to 0x010
8  LFSR 2, 0x020 ; FSR2 point to 0x020
9  MOVLW 0x10 ; WREG = 0x10
10 start:
11  INCF POSTINC0
12  ; [0x000] += 1; FSR0 point to 0x001
13
14  INCF PREINC1
15  ; FSR1 point to 0x011 ; [0x011] += 1
16
17  INCF POSTDEC2
18  ; [0x020] += 1 ; FSR2 point to 0x01F
19
20  INCF INDF2
21  ; [0x01F] += 1 ;
22  ; FSR2 point to 0x01F (unchanged)
23
24  INCF PLUSW2
25  ; [0x01F+0x10] += 1
26  ; FSR2 point to 0x01F (unchanged)
27  end
```

**BSR**

```

1  #INCLUDE <p18f4520.inc>
2      CONFIG OSC = INTIO67
3      CONFIG WDT = OFF
4      org 0x10 ; PC = 0x10
5  start:
6      MOVLW 0x99 ; WREG = 0x99
7      MOVLB 0x4 ; BSR = 4
8      MOVWF 0x10, 1 ; use BSR select bank ; [0x410] = 0x99
9  end

```

## Lab3

1.shift

2.multiple 16 bit\*16 bit

3.log2(x)

**REGISTER 5-2: STATUS REGISTER**

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	N	OV	Z	DC <sup>(1)</sup>	C <sup>(2)</sup>
bit 7							
							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7-5 **Unimplemented:** Read as '0'

bit 4 **N:** Negative bit

This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative (ALU MSB = 1).

1 = Result was negative

0 = Result was positive

bit 3 **OV:** Overflow bit

This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude which causes the sign bit (bit 7) to change state.

1 = Overflow occurred for signed arithmetic (in this arithmetic operation)

0 = No overflow occurred

bit 2 **Z:** Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 **DC:** Digit Carry/borrow bit<sup>(1)</sup>

For ADDWF, ADDLW, SUBLW and SUBWF instructions:

1 = A carry-out from the 4th low-order bit of the result occurred

0 = No carry-out from the 4th low-order bit of the result

bit 0 **C:** Carry/borrow bit<sup>(2)</sup>

For ADDWF, ADDLW, SUBLW and SUBWF instructions:

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

## Lab4 macro & subroutine

1. macro

2. cross

3. fib(iter)

Macro 裡面不能有label,會redefine,要goto 的話只能用sub routine

除非這樣：

```

1  DELAY macro num1, num2
2      local LOOP1          ; Inner loop
3      local LOOP2          ; Outer loop
4
5      ; 2 cycles
6      MOVLW num2            ; Load num2 into WREG
7      MOVWF L2              ; Store WREG value into L2
8
9      ; Total_cycles for LOOP2 = 2 cycles
10     LOOP2:
11     MOVLW num1
12     MOVWF L1
13
14     ; Total_cycles for LOOP1 = 8 cycles
15     LOOP1:
16     NOP                    ; busy waiting
17     NOP
18     NOP
19     NOP
20     NOP
21     DECFSZ L1, 1
22     BRA LOOP1              ; BRA instruction spends 2 cycles
23
24     ; 3 cycles
25     DECFSZ L2, 1            ; Decrement L2, skip if zero
26     BRA LOOP2
27 endm

```

## Lab5: mixing with c

1. sqrt(x)
2. gcd
3. signed mul, (no `mul` )

int 的大小為 16 bit，char 的大小則為 8 bit

return type 1Byte 以內是回傳Wreg(並且會同時將Wreg內的值也放進0x001)

### Function Parameters

如果第一個 parameter大小在1Byte 以內是放入Wreg, 其他parameters 則是根據type依序放入 0x001,0x002

第一個 parameter超過1Byte的話,則是根據type大小放入0x001 (**lb**) 和:0x002 (**hb**) ..., 其他 parameters就接著後面放入

### return

return type 超過1Byte 是回傳到0x001 (**lb**) 和:0x002 (**hb**) ...，依據你的return type的大小，並且遵循XC8所使用之little endian存放方式。

# lab06

---

燈泡:長+短-

delay:

instruction frequency = 1 MHz / 4 = 0.25 MHz

instruction time = 1/0.25 = 4  $\mu$ s

Total\_cycles = 2 + (2 + 8 \* num1 + 3) \* num2 cycles

num1 = 111, num2 = 70, Total\_cycles = 62512 cycles


Total\_delay ~= Total\_cycles \* instruction time = 0.25 s

```
1  TRISA: set 0 as out
2  TRISB: set bit 0 as in
3
4  LATA: 對應TRISA
5
6  check_process:
7  ;    BTFSC PORTB, 0      ; Check if PORTB bit 0 is low (button pressed)
8  ;    BRA check_process   ; If button is not pressed, branch back to check
9  ;    BRA lightup         ; If button is pressed, branch to lightup
```

# lab07

---

```
; 離開ISR，回到原本程式執行的位址，同時會將GIE設為1，允許之後的interrupt能夠觸發
RETFIE
```



Enable: 看此interrupt 有無開，有才執行

不能用MOVFF改interrupt control register

## Interrupt用

Register名稱	在第幾頁	用途
RCON	第44頁	IPEN: 設定 Interrupt 優先度
INTCON	第95頁	GIE、INT0 的 [Flag bit, Enable Bit]
ADCON1	第226頁	設定數位類比

sample:

```
#include "p18f4520.inc"

; CONFIG1H
CONFIG OSC = INTIO67      ; Oscillator Selection bits (Internal oscillator)
CONFIG FCMEN = OFF        ; Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor disabled)
CONFIG IESO = OFF         ; Internal/External Oscillator Switchover bit (Oscillator Switchover disabled)

; CONFIG2L
CONFIG PWRT = OFF         ; Power-up Timer Enable bit (PWRT disabled)
CONFIG BOREN = SBORDIS    ; Brown-out Reset Enable bits (Brown-out Reset enabled)
CONFIG BORV = 3           ; Brown Out Reset Voltage bits (Minimum setting)
```

```

; CONFIG2H
CONFIG WDT = OFF          ; Watchdog Timer Enable bit (WDT disabled (control)
CONFIG WDTPS = 32768      ; Watchdog Timer Postscale Select bits (1:32768)

; CONFIG3H
CONFIG CCP2MX = PORTC     ; CCP2 MUX bit (CCP2 input/output is multiplexed to
CONFIG PBADEN = ON        ; PORTB A/D Enable bit (PORTB<4:0> pins are configured
CONFIG LPT1OSC = OFF      ; Low-Power Timer1 Oscillator Enable bit (Timer1 configured
CONFIG MCLRE = ON         ; MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin enabled)

; CONFIG4L
CONFIG STVREN = ON        ; Stack Full/Underflow Reset Enable bit (Stack full or underflow will
CONFIG LVP = OFF          ; Single-Supply ICSP Enable bit (Single-Supply ICSP is enabled)
CONFIG XINST = OFF        ; Extended Instruction Set Enable bit (Instruction set extension and Instruction Set

; CONFIG5L
CONFIG CP0 = OFF          ; Code Protection bit (Block 0 (000800-001FFFh) is not code protected)
CONFIG CP1 = OFF          ; Code Protection bit (Block 1 (002000-003FFFh) is not code protected)
CONFIG CP2 = OFF          ; Code Protection bit (Block 2 (004000-005FFFh) is not code protected)
CONFIG CP3 = OFF          ; Code Protection bit (Block 3 (006000-007FFFh) is not code protected)

; CONFIG5H
CONFIG CPB = OFF          ; Boot Block Code Protection bit (Boot block (000000-0007FFFh) is not code protected)
CONFIG CPD = OFF          ; Data EEPROM Code Protection bit (Data EEPROM is not code protected)

; CONFIG6L
CONFIG WRT0 = OFF          ; Write Protection bit (Block 0 (000800-001FFFh) is not write protected)
CONFIG WRT1 = OFF          ; Write Protection bit (Block 1 (002000-003FFFh) is not write protected)
CONFIG WRT2 = OFF          ; Write Protection bit (Block 2 (004000-005FFFh) is not write protected)
CONFIG WRT3 = OFF          ; Write Protection bit (Block 3 (006000-007FFFh) is not write protected)

; CONFIG6H
CONFIG WRTC = OFF         ; Configuration Register Write Protection bit (Configuration Register is write-protected)
CONFIG WRTB = OFF         ; Boot Block Write Protection bit (Boot block (000000-0007FFFh) is write-protected)
CONFIG WRTD = OFF         ; Data EEPROM Write Protection bit (Data EEPROM is write-protected)

; CONFIG7L
CONFIG EBTR0 = OFF        ; Table Read Protection bit (Block 0 (000800-001FFFh) is not table read protected)
CONFIG EBTR1 = OFF        ; Table Read Protection bit (Block 1 (002000-003FFFh) is not table read protected)
CONFIG EBTR2 = OFF        ; Table Read Protection bit (Block 2 (004000-005FFFh) is not table read protected)
CONFIG EBTR3 = OFF        ; Table Read Protection bit (Block 3 (006000-007FFFh) is not table read protected)

; CONFIG7H
CONFIG EBTRB = OFF        ; Boot Block Table Read Protection bit (Boot block (000000-0007FFFh) is table read protected)

    L1 EQU 0x14
    L2 EQU 0x15
    org 0x00

DELAY macro num1, num2
    local LOOP1
    local LOOP2
    MOVLW num2
    MOVWF L2
LOOP2:
    MOVLW num1
    MOVWF L1
LOOP1:

```

```

NOP
NOP
NOP
NOP
NOP
NOP
DECFSZ L1, 1
BRA LOOP1
DECFSZ L2, 1
BRA LOOP2
endm

; 程式邏輯：會一直卡在main裡面做無限迴圈，按下RB0的按鈕後會觸發interrupt，跳到ISR執行
; ISR裡的内容會亮起所有在RA上的燈泡，Delay約0.5秒後熄滅。

goto Initial ; 避免程式一開始就會執行到ISR這一段，要跳過。
ISR: ; Interrupt發生時，會跳到這裡執行。
    org 0x08
    BSF LATA, 2
    BSF LATA, 0
    DELAY d'350' , d'180' ; 約500_000cycles數，在1MHz的情況下大約會Delay0.5秒
    CLRF LATA
    BCF INTCON, INT0IF
    RETFIE ; 離開ISR，回到原本程式執行的位址，同時會將GIE設為1，允許之後

Initial: ; 初始化的相關設定
    MOVLW 0x0F
    MOVWF ADCON1 ; 設定成要用數位的方式，Digital I/O
    a
    CLRF TRISA
    CLRF LATA
    BSF TRISB, 0
    BCF RCON, IPEN
    BCF INTCON, INT0IF ; 先將Interrupt flag bit清空
    BSF INTCON, GIE ; 將Global interrupt enable bit打開
    BSF INTCON, INT0IE ; 將interrupt0 enable bit 打開 (INT0與RB0 pin腳位置相

main:
    bra main
end

```

## Timer用

---





```

1  #include "p18f4520.inc"
2
3  ; CONFIG1H
4  CONFIG OSC = INTIO67      ; Oscillator Selection bits (Internal oscil
5  CONFIG FCMEN = OFF        ; Fail-Safe Clock Monitor Enable bit (Fail-
6  CONFIG IESO = OFF        ; Internal/External Oscillator Switchover b
7
8  ; CONFIG2L
9  CONFIG PWRT = OFF         ; Power-up Timer Enable bit (PWRT disabled)
10 CONFIG BOREN = SBORDIS    ; Brown-out Reset Enable bits (Brown-out Re
11 CONFIG BORV = 3           ; Brown Out Reset Voltage bits (Minimum set
12
13 ; CONFIG2H
14 CONFIG WDT = OFF          ; Watchdog Timer Enable bit (WDT disabled (
15 CONFIG WDTPS = 32768     ; Watchdog Timer Postscale Select bits (1:3
16
17 ; CONFIG3H
18 CONFIG CCP2MX = PORTC     ; CCP2 MUX bit (CCP2 input/output is multip
19 CONFIG PBADEN = ON        ; PORTB A/D Enable bit (PORTB<4:0> pins are
20 CONFIG LPT1OSC = OFF      ; Low-Power Timer1 Oscillator Enable bit (T
21 CONFIG MCLRE = ON         ; MCLR Pin Enable bit (MCLR pin enabled; RE
22
23 ; CONFIG4L
24 CONFIG STVREN = ON        ; Stack Full/Underflow Reset Enable bit (St
25 CONFIG LVP = OFF          ; Single-Supply ICSP Enable bit (Single-Sup
26 CONFIG XINST = OFF        ; Extended Instruction Set Enable bit (Inst
27
28 ; CONFIG5L
29 CONFIG CP0 = OFF          ; Code Protection bit (Block 0 (000800-001F
30 CONFIG CP1 = OFF          ; Code Protection bit (Block 1 (002000-003F
31 CONFIG CP2 = OFF          ; Code Protection bit (Block 2 (004000-005F
32 CONFIG CP3 = OFF          ; Code Protection bit (Block 3 (006000-007F
33
34 ; CONFIG5H
35 CONFIG CPB = OFF          ; Boot Block Code Protection bit (Boot bloc
36 CONFIG CPD = OFF          ; Data EEPROM Code Protection bit (Data EEP
37
38 ; CONFIG6L
39 CONFIG WRT0 = OFF         ; Write Protection bit (Block 0 (000800-001
40 CONFIG WRT1 = OFF         ; Write Protection bit (Block 1 (002000-003
41 CONFIG WRT2 = OFF         ; Write Protection bit (Block 2 (004000-005
42 CONFIG WRT3 = OFF         ; Write Protection bit (Block 3 (006000-007
43
44 ; CONFIG6H
45 CONFIG WRTC = OFF         ; Configuration Register Write Protection b
46 CONFIG WRTB = OFF         ; Boot Block Write Protection bit (Boot blo
47 CONFIG WRTD = OFF         ; Data EEPROM Write Protection bit (Data EE
48
49 ; CONFIG7L
50 CONFIG EBTR0 = OFF        ; Table Read Protection bit (Block 0 (00080
51 CONFIG EBTR1 = OFF        ; Table Read Protection bit (Block 1 (00200
52 CONFIG EBTR2 = OFF        ; Table Read Protection bit (Block 2 (00400
53 CONFIG EBTR3 = OFF        ; Table Read Protection bit (Block 3 (00600
54
55 ; CONFIG7H
56 CONFIG EBTRB = OFF        ; Boot Block Table Read Protection bit (Boo
57
58     org 0x00
59

```

```

60  goto Initial
61  ISR:
62      org 0x08                ; 大致效果：每0.5秒會進入一次interrupt
63      COMF LATA                ; interrupt會開關LATA一次
64      BCF PIR1, TMR2IF        ; 離開前記得把TMR2IF清空 (清空flag bit)
65      RETFIE
66
67  Initial:
68      MOVLW 0x0F
69      MOVWF ADCON1
70      CLRF TRISA
71      CLRF LATA
72      BSF RCON, IPEN
73      BSF INTCON, GIE
74      ; 為了使用TIMER2，所以要設定好相關的TMR2IF、TMR2IE、TMR2IP。
75      BCF PIR1, TMR2IF
76      BSF IPR1, TMR2IP
77      BSF PIE1, TMR2IE        ;enable tmr2
78      MOVLW b'11111111'      ; 將Prescale與Postscale都設為1:16，意思是之後每25
79      MOVWF T2CON             ; 而由於TIMER本身會是以系統時脈/4所得到的時脈為主
80      MOVLW D'122'           ; 因此每256 * 4 = 1024個cycles才會將TIMER2 + 1
81      MOVWF PR2              ; 若目前時脈為250khz，想要Delay 0.5秒的話，代表每經
82      ; 因此PR2應設為 125000 / 1024 = 122.0703125，系
83      MOVLW D'00100000'
84      MOVWF OSCCON           ; 記得將系統時脈調整成250kHz
85
86  main:
87      bra main
88
89
90  end

```

timer2好處:別人都只能用prescaler除玩overflow才interrupt，他可以設定值，when couner == 就interrupt

## PIC18F4520 Timer Module

- Timer0 :
  - Timer0 可設定為8-bit或16-bit模式
  - Clock 來源可以選擇外部或是內部來源
  - 有一個8-bit Prescalar(預除器)
  - 產生overflow時FFh to 00h (FFFFh to 0000h) · 即產生中斷

Register名稱	在第幾頁	用途
OSCCON	第32頁	調整時脈 (可以玩看看)
T0CON	第125頁	設定Timer0的啟動、預除器後除器
T2CON	第135頁	設定Timer2的啟動、預除器後除器
PIR1	第98頁	TMR2IF、TMR1IF等
PIE1	第100頁	TMR2IE、TMR1IE等
IPR1	第102頁	TMR2IP、TMR1IP等的priority
RCON	44	IPEN設定優先度enable

## prescaler

1:8 代表8個clock 才會increase 一次timer

## example

how to get 0.5s?



- Timer2:
  - assume 250khz , post、prescaler = 1:16
  - $PR2 = 250k/4/16/16 = 244$ (to get 1 s)
  - $PR2 = 122$  to get 0.5s

在選FOSC(時脈)if6 選太大，會無法用pr2表示，因為只有8bit會無法表示


- Timer1:
  - assume 1Mhz , prescaler = 1:2
  - $1M/4/2 = 125000$ (1s)
  - 62500 to get 0.5s
  - no pr1 so select 起始點  $TMR1 = 65535 - 62500 = 3035$

# How to get 0.5 second

1. Timer2 :postscaler和prescaler都選1:16 (In Internal Clock, 1秒=62500/16/16=244)



2. Timer1 :除頻器若選用1:2 (In Internal Clock 1秒=250000/2=)



在設定timer時長(PR2)改變，要先暫停 `BCF PIE1, TMR2IE` 再改，然後再啟用`BCF PIE1, TMR2IE`

頻率62可以61不行? 操

## Lab 08 ccp馬達

### 接線

咖啡ground

橘色 vout

### reference

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx).

CCP/ECCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3

## Mode Selection

CCP1CON p149

### REGISTER 16-1: CCP1CON: ECCP CONTROL REGISTER (40/44-PIN DEVICES)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

#### Legend:

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

- bit 7-6      **P1M<1:0>**: Enhanced PWM Output Configuration bits  
 If CCP1M3:CCP1M2 = 00, 01, 10:  
 xx = P1A assigned as capture/compare input/output; P1B, P1C, P1D assigned as port pins  
 If CCP1M3:CCP1M2 = 11:  
 00 = Single output, P1A modulated; P1B, P1C, P1D assigned as port pins  
 01 = Full-bridge output forward, P1D modulated; P1A active; P1B, P1C inactive  
 10 = Half-bridge output, P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins  
 11 = Full-bridge output reverse, P1B modulated; P1C active; P1A, P1D inactive
- bit 5-4      **DC1B<1:0>**: PWM Duty Cycle bit 1 and bit 0  
Capture mode:  
 Unused.  
Compare mode:  
 Unused.  
PWM mode:  
 These bits are the two LSBs of the 10-bit PWM duty cycle. The eight MSBs of the duty cycle are found in CCPR1L.
- bit 3-0      **CCP1M<3:0>**: Enhanced CCP Mode Select bits  
 0000 = Capture/Compare/PWM off (resets ECCP module)  
 0001 = Reserved  
 0010 = Compare mode, toggle output on match  
 0011 = Capture mode  
 0100 = Capture mode, every falling edge  
 0101 = Capture mode, every rising edge  
 0110 = Capture mode, every 4th rising edge  
 0111 = Capture mode, every 16th rising edge  
 1000 = Compare mode, initialize CCP1 pin low; set output on compare match (set CCP1IF)  
 1001 = Compare mode, initialize CCP1 pin high; clear output on compare match (set CCP1IF)  
 1010 = Compare mode, generate software interrupt only, CCP1 pin reverts to I/O state  
 1011 = Compare mode, trigger special event (ECCP resets TMR1 or TMR3, sets CCP1IF bit)  
 1100 = PWM mode, P1A, P1C active-high; P1B, P1D active-high  
 1101 = PWM mode, P1A, P1C active-high; P1B, P1D active-low  
 1110 = PWM mode, P1A, P1C active-low; P1B, P1D active-high  
 1111 = PWM mode, P1A, P1C active-low; P1B, P1D active-low

## Capture mode(input)

### Event definition

We capture 16-bits value of the TMR1 or TMR3 register when an event occurs on the corresponding CCPx pin.

An event is defined as one of the following:


every falling edge

every rising edge

every 4th rising edge

every 16th rising edge

在特定時間內看有無發生EVENT，if有會將timer值寫到CCPRxH、CCPRxL中



## Compare mode(out)

When a match occurs, the CCPx pin can be:

driven high

driven low

toggled (high-to-low or low-to-high)

remain unchanged (that is, reflects the state of the I/O latch)

## PWM mode(out)

週期性輸出訊號，透過  $\text{PWM period} = (\text{PR2} + 1) * 4 * T_{\text{osc}} * (\text{TMR2 prescaler})$ ，決定多久發出一  
次訊號

setup 過程:

```

1 // Timer2 -> On, prescaler -> 4
2 T2CONbits.TMR2ON = 0b1;
3 T2CONbits.T2CKPS = 0b01;
4
5 // Internal Oscillator Frequency, Fosc = 125 kHz, Tosc = 8 μs
6 OSCCONbits.IRCF = 0b001;
7
8 // PWM mode, P1A, P1C active-high; P1B, P1D active-high
9 CCP1CONbits.CCP1M = 0b1100;
10
11 // CCP1/RC2 -> Output
12 TRISC = 0;
13 LATC = 0;
14
15 // Set up PR2, CCP to decide PWM period and Duty Cycle
16 /**
17  * PWM period
18  * = (PR2 + 1) * 4 * Tosc * (TMR2 prescaler)
19  * = (0x9b + 1) * 4 * 8μs * 4
20  * = 0.019968s ~= 20ms
21  */
22 PR2 = 0x9b;
23
24 /**
25  * 500 ~ 2400 μs (-90 ~ 90, 1450 us = 0)
26  * Duty cycle
27  * = (CCPR1L:CCP1CON<5:4>) * Tosc * (TMR2 prescaler)
28  * = (0x0b*4 + 0b01) * 8μs * 4
29  * = 0.00144s ~= 1450μs
30  *
31  */
32 //initial motor to -90 deg
33 CCPR1L = 4;
34 CCP1CONbits.DC1B = 0;

```

## LAB 9 adc旋鈕輸入

### 參考頁數

Register名稱	在第幾頁	用途
ADCON2	第p.229 set ASCS(ADCON2 p.225) 頁	set ASCS (Tad 、ACQT)
T0CON	第125頁	設定Timer0的啟動、預除器後除器
T2CON	第135頁	設定Timer2的啟動、預除器後除器
PIR1	第98頁	TMR2IF、TMR1IF等

PIE1	第100頁	TMR2IE、TMR1IE等
IPR1	第102頁	TMR2IP、TMR1IP等

## 什麼是ADC

主要功能：把輸入的類比訊號轉成數位數值

本次Lab會把可變電阻輸入的電壓轉成數值形式

接法:左邊接 5V，右邊接地，中間接 Analog 輸入

## VREF與resolution

VREF+：上界的參考電壓

VREF-：下界的參考電壓

Resolution：ADC的解析度

e.g., VREF- = 0V, VREF+ = 10V, Resolution : 10bits (range = [0,1023])

0V -> 0

5V -> 511

10V -> 1023

## TAD

越小越好，但要>0.7us

可以設定成n \*Tos, 看

p.229 set ASCS(ADCON2 p.225)

**TABLE 19-1: TAD vs. DEVICE OPERATING FREQUENCIES**

AD Clock Source (TAD)		Maximum Device Frequency	
Operation	ADCS<2:0>	PIC18F2X20/4X20	PIC18LF2X2X/4X20 <sup>(4)</sup>
2 TOSC	000	2.86 MHz	1.43 kHz
4 TOSC	100	5.71 MHz	2.86 MHz
8 TOSC	001	11.43 MHz	5.72 MHz
16 TOSC	101	22.86 MHz	11.43 MHz
32 TOSC	010	40.0 MHz	22.86 MHz
64 TOSC	110	40.0 MHz	22.86 MHz
RC <sup>(3)</sup>	x11	1.00 MHz <sup>(1)</sup>	1.00 MHz <sup>(2)</sup>

**Note 1:** The RC source has a typical TAD time of 1.2  $\mu$ s.

**2:** The RC source has a typical TAD time of 2.5  $\mu$ s.

**3:** For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.

**4:** Low-power (PIC18LFXXX) devices only.

再去設定ACQT設定採樣時間，>2.4us



# ADRESH、ADRESL

result of conversion

ADFM設定解析度

When ADFM = 0 (LEFT JUSTIFIED)

ADRESH register

ADRES9	ADRES8	ADRES7	ADRES6	ADRES5	ADRES4	ADRES3	ADRES2
--------	--------	--------	--------	--------	--------	--------	--------

ADRESL register

ADRES1	ADRES0	-	-	-	-	-	-
--------	--------	---	---	---	---	---	---

When ADFM = 1 (RIGHT JUSTIFIED)

ADRESH register

techetrx.com

-	-	-	-	-	-	ADRES9	ADRES8
---	---	---	---	---	---	--------	--------

ADRESL register

ADRES7	ADRES6	ADRES5	ADRES4	ADRES3	ADRES2	ADRES1	ADRES1
--------	--------	--------	--------	--------	--------	--------	--------

# PIC18F2420/2520/4420/4520

## REGISTER 19-3: **ADCON2**: A/D CONTROL REGISTER 2

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 7      **ADFM**: A/D Result Format Select bit  
1 = Right justified  
0 = Left justified
- bit 6      **Unimplemented**: Read as '0'
- bit 5-3    **ACQT<2:0>**: A/D Acquisition Time Select bits  
111 = 20 T<sub>AD</sub>  
110 = 16 T<sub>AD</sub>  
101 = 12 T<sub>AD</sub>  
100 = 8 T<sub>AD</sub>  
011 = 6 T<sub>AD</sub>  
010 = 4 T<sub>AD</sub>  
001 = 2 T<sub>AD</sub>  
000 = 0 T<sub>AD</sub><sup>(1)</sup>
- bit 2-0    **ADCS<2:0>**: A/D Conversion Clock Select bits  
111 = FRC (clock derived from A/D RC oscillator)<sup>(1)</sup>  
110 = Fosc/64  
101 = Fosc/16  
100 = Fosc/4  
011 = FRC (clock derived from A/D RC oscillator)<sup>(1)</sup>  
010 = Fosc/32  
001 = Fosc/8  
000 = Fosc/2

**Note 1:** If the A/D FRC clock source is selected, a delay of one T<sub>cy</sub> (instruction cycle) is added before the A/D clock starts. This allows the *SLEEP* instruction to be executed before starting a conversion.

## work flow

### step-1

Configure the ADC module:

Select VREF (ADCON1.VCFG0, ADCON1.VCFG1)

Select A/D port control(ADCON1.PCFG)

Select A/D input channel (ADCON0.CHS)

Select A/D conversion clock (ADCON2.ADCS)

Select A/D acquisition time (ADCON2.ACQT)

Select justified method (ADCON2.ADFM)

Turn on A/D module (ADCON0.ADON)

Note : The port pins needed as analog inputs must have their corresponding TRIS bits set (input).

## **step-2**

Configure the ADC interrupt:

Enable A/D interrupt (PIE1.ADIE)

Clear A/D interrupt flag bit (PIR1.ADIF)

Enable peripheral interrupt (INTCON.PEIE)

Set GIE bit (INTCON.GIE)

## **step-3**

Start conversion:

Set GO/DONE bit (ADCON0.GO)

## **step-4**

Conversion completed:

Go to ISR

Read value of ADRES register

Do things you want

Clear ADC interrupt flag bit (PIR1.ADIF)

## **step-5**

Next conversion(if required) :

You need to have a minimum wait of 2 TAD

before next acquisition start, then go back to step 3.

## **Ex**

---



```

1
2  #include <xc.h>
3  #include <pic18f4520.h>
4  #include <stdio.h>
5
6  #pragma config OSC = INTIO67 // Oscillator Selection bits
7  #pragma config WDT = OFF      // Watchdog Timer Enable bit
8  #pragma config PWRT = OFF     // Power-up Enable bit
9  #pragma config BOREN = ON     // Brown-out Reset Enable bit
10 #pragma config PBAEN = OFF    // Watchdog Timer Enable bit
11 #pragma config LVP = OFF      // Low Voltage (single -supply) In-Circute Ser
12 #pragma config CPD = OFF      // Data EEPROM?Memory Code Protection bit (Dat
13
14 void __interrupt(high_priority)H_ISR(){
15
16     //step4
17     int value = ADRESH;
18
19
20     //do things
21
22
23     //clear flag bit
24     PIR1bits.ADIF = 0;
25
26
27     //step5 & go back step3
28     /*
29     delay at least 2tad
30     ADCON0bits.GO = 1;
31     */
32
33     return;
34 }
35
36 void main(void)
37 {
38     //configure OSC and port
39     OSCCONbits.IRCF = 0b100; //1MHz
40     TRISAbits.RA0 = 1;      //analog input port
41
42     //step1
43     ADCON1bits.VCFG0 = 0;
44     ADCON1bits.VCFG1 = 0;
45     //互相搭配-----
46     ADCON1bits.PCFG = 0b1110; //AN0 為analog input,其他則是 digital
47     ADCON0bits.CHS = 0b0000; //AN0 當作 analog input
48     //-----
49     ADCON2bits.ADCS = 0b000; //查表後設000(1Mhz < 2.86Mhz)
50     ADCON2bits.ACQT = 0b001; //Tad = 2 us acquisition time設2Tad = 4 > 2.4
51     ADCON0bits.ADON = 1;
52     ADCON2bits.ADFM = 0; //left justified
53
54
55     //step2
56     PIE1bits.ADIE = 1;
57     PIR1bits.ADIF = 0;
58     INTCONbits.PEIE = 1;
59     INTCONbits.GIE = 1;

```

```

60
61
62     //step3
63     ADCON0bits.GO = 1;
64
65     while(1);
66
67     return;
68 }

```

## basic

- if left justified 要shift : `int value = (ADRESH<<2) | (ADRESL>>6);`
- 要在ISR中加入if(step != pre\_step)才更新LATB,才不會更新太快。

## advance

基本上一樣，但變成不能在state更新，要用value更新，但會閃所以要用THRESH 決定大於才更新

```

1  if(abs(value - pre_value) > THRESH){
2      if(pre_value > value){
3          LATB = seq_neg[step];
4      }
5      else if(pre_value < value) {
6          LATB = seq_pos[step];
7      }
8      pre_value = value;
9  }

```

## bonus

結合PWM duty cycle，recall 前面有10 bit resolution(CCP1L:CCP1CON<5:4>)，這邊也是過設定這10 bit 決定亮度：

- 111111111 max
- 000000000 min

馬達是特定區間，如 500 to 2400，沒有吃滿

# Lab 10

if 用TXIE,TXIF會一直觸發isr導致無法跑主程式

```

1  //interrupt ENABLE
2  PIRbits.TXIE = 0;    // set as zero
3  PIRbits.RCIE = 1;

```

## bounding rate

p206 to p208 可以直接查表，也有公式直接看即可此lab 4Mhz

```
1 TXSTAbits.SYNC = 0;  
2 BAUDCONbits.BRG16 = 0;  
3 TXSTAbits.BRGH = 0;  
4 SPBRG = 51;
```

## timer

看timer.c

## final

要動頻率: CCP(TMR2), TMR1, ADC(Tad), portrate

```
125khz uart也可以做，這樣馬達就好辦了，but adc有點慢  
OSCCONbits.IRCF = 0b001;  
ADCON2bits.ADCS = 0b000; // ADC clock = Fosc/2(Tad)  
ADCON2bits.ACQT = 0b001; // Acquisition time = 2 TAD (>= 2.45 µs)  
PR2 = 0x9b  
T2CONbits.T2CKPS = 0b01; // Prescaler = 4  
//portrate  
TXSTAbits.SYNC = 0;  
BAUDCONbits.BRG16 = 1;  
TXSTAbits.BRGH = 0;  
SPBRG = 26;
```

```
500khz可work，ADC不會慢,portrate有點慢(射程1200可以)  
OSCCONbits.IRCF = 0b011;  
ADCON2bits.ADCS = 0b000; // ADC clock = Fosc/2(Tad)>0.7us  
ADCON2bits.ACQT = 0b001; // Acquisition time = 2 TAD (>= 2.45 µs)  
PR2 = 155  
T2CONbits.T2CKPS = 0b11; // Prescaler = 16  
  
//set 1200 br  
TXSTAbits.SYNC = 0;  
BAUDCONbits.BRG16 = 1;  
TXSTAbits.BRGH = 0;  
SPBRG = 25;
```

# final project

---

延遲兩秒問題

## 2023考古

---

bourd rate = 300太慢，閃燈要等他寫完：改成1200

- 2:
  - 要把按鈕射程下緣觸發 `INTCON2bits.INTEDG0 = 0;` 不然會一開始就觸發一次。
  - 在UART如果輸入過程有刪除字元，最後string會錯，但print出來是正常string: don't known why?
- 3:
  - 馬達在 0 會一直抖動，不知道為啥，有時候不會，單獨轉ADC正常，加入CCP才壞掉：重燒一次有機率會好。